NDLI: The AES Design Space Exploration with a Soft IP Generator

Content Provider	IEEE Xplore Digital Library
Author	Liang-Bi Chen Ching-Chi Hu Yen-Ling Chen Chi-Wei Chu Ing-Jer Huang
Copyright Year	2007
Description	Author affiliation: Nat. Sun Yat-Sen Univ., Kaohsiung (Liang-Bi Chen; Ching-Chi Hu; Yen-Ling Chen; Chi-Wei Chu; Ing-Jer Huang)
Abstract	Advanced encryption standard (AES) is a new standard for data encryption and decryption. There is a lot of relevant research so far. However, how to find out the suitable design according to the demand has been became an important issue. Hence, we consult different improvement methods from relevant research. To do the design space exploration of AES hardware circuit design with the modeling of parameterized soft IP generator. We choose non-feedback mode AES design, which can be offered higher security. In this paper, a soft IP generator that can create AES module is proposed. It can be applied to AES IP designs that fit in with different requirements by designer. It provides an interface that can help to easily manage the Verilog synthesizable RTL code module, and remove unnecessary functions in order to decrease the implementation cost. Therefore, the AES soft IP generator can also help users to reduce the time-to-market efficiently, and optimized the system in the SOC design.
Starting Page	385
Ending Page	388
File Size	1422060
Page Count	4
File Format	PDF
ISBN	9780769529941
DOI	10.1109/IIH-MSP.2007.289
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-11-26
Publisher Place	Taiwan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Computer science Design methodology Data security Feedback Circuits NIST Throughput Space exploration Cryptography Test pattern generators
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Hamming distance based test pattern generator with improved fault coverage

A highly efficient AES cipher chip

The Pushdown Attack on AES

AES crypto chip utilizing high-speed parallel pipelined architecture

A New Compact Architecture for AES with Optimized ShiftRows Operation

MATEG: a hierarchical test generator for module-based circuits

A parallel unpredictable random number generator

A Single Chip Implementation of AES Cipher and Whirlpool Hash Function

FPGA-Based Design and Implementation of Reduced AES Algorithm

The AES Design Space Exploration with a Soft IP Generator

Similar Documents

A Hamming distance based test pattern generator with improved fault coverage

A highly efficient AES cipher chip

The Pushdown Attack on AES

AES crypto chip utilizing high-speed parallel pipelined architecture

A New Compact Architecture for AES with Optimized ShiftRows Operation

MATEG: a hierarchical test generator for module-based circuits

A parallel unpredictable random number generator

A Single Chip Implementation of AES Cipher and Whirlpool Hash Function

FPGA-Based Design and Implementation of Reduced AES Algorithm

The AES Design Space Exploration with a Soft IP Generator