NDLI: A balanced power amplifier utilizing the reflected input power

Content Provider	IEEE Xplore Digital Library
Author	Jongsik Lim Chunseon Park Jakyung Koo Hyeonwon Cha Yongchae Jeong Sang-Min Han Dal Ahn
Copyright Year	2009
Description	Author affiliation: Dept. of Elec. and Comm. Engineering, Soonchunhyang University Eupnae-ri 646, Shinchang-myeon, Asan, Chungnam, 336-745, Rep. of Korea (Jongsik Lim; Chunseon Park; Jakyung Koo; Hyeonwon Cha; Sang-Min Han; Dal Ahn) \|\| Dept. of Information and Comm. Engineering, Chonbuk National University Duckjin-dong, Duckjin-Gu, Jeonju, Chonbuk, 561-756, Rep. of Korea (Yongchae Jeong)
Abstract	A new balanced power amplifier utilizing the reflected input is described. In general, the single-ended amplifier section in balanced amplifiers is not matched perfectly, so the reflected input power is terminated conventionally at the isolation port of branch line hybrid coupler. However in this work, the reflected power is injected into the auxiliary amplifier, and its output power is combined to the output power of balanced amplifier. Therefore final output power, power gain, and efficiency performances of the proposed balanced amplifier are highly improved compared to the conventional balanced amplifier. For the verification of the proposed balanced amplifier, a conventional balanced amplifier and the proposed balanced amplifier are fabricated and measured, and the measured results are compared. The proposed balanced amplifier shows an improvement in terms of output power(Pout), power gain, and power added efficiency (PAE) by 2.9 dB, 2.3 dB, and 7 %, respectively.
Starting Page	88
Ending Page	91
File Size	924426
Page Count	4
File Format	PDF
ISBN	9781424450312
DOI	10.1109/RFIT.2009.5383733
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-01-09
Publisher Place	Singapore
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	High power amplifiers Low-noise amplifiers branch line hybrid coupler Balanced amplifiers Topology auxiliary amplifiers Broadband amplifiers Impedance matching Power amplifiers Linearity Linearization techniques power amplifiers Power generation Power engineering and energy
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Linearity issue in 2.4 GHz 0.35μm BiCMOS low noise amplifier

Low noise high linearity ultra broadband monolithic amplifier using travelling-wave gain stages

Power efficient distributed low-noise amplifier in 90 nm CMOS

A low-power 3.1–5GHz ultra-wideband low noise amplifier utilizing Miller Effect

A 3.1 to 4.85GHz differential CMOS low noise amplifier for lower band of UWB applications

A broadband high efficiency class-AB LDMOS balanced power amplifier

Low-Noise Amplifier Design With Dual Reactive Feedback for Broadband Simultaneous Noise and Impedance Matching

A dual band CMOS two-stage variable gain low noise amplifier

Broadband power amplifier linearity enhancement under carrier aggregated stimulus using an auxiliary impedance branch

A balanced power amplifier utilizing the reflected input power

Similar Documents

Linearity issue in 2.4 GHz 0.35μm BiCMOS low noise amplifier

Low noise high linearity ultra broadband monolithic amplifier using travelling-wave gain stages

Power efficient distributed low-noise amplifier in 90 nm CMOS

A low-power 3.1–5GHz ultra-wideband low noise amplifier utilizing Miller Effect

A 3.1 to 4.85GHz differential CMOS low noise amplifier for lower band of UWB applications

A broadband high efficiency class-AB LDMOS balanced power amplifier

Low-Noise Amplifier Design With Dual Reactive Feedback for Broadband Simultaneous Noise and Impedance Matching

A dual band CMOS two-stage variable gain low noise amplifier

Broadband power amplifier linearity enhancement under carrier aggregated stimulus using an auxiliary impedance branch

A balanced power amplifier utilizing the reflected input power