Please wait, while we are loading the content...
| Content Provider | IEEE Xplore Digital Library |
|---|---|
| Author | Guiqiang Dong Ningde Xie Tong Zhang |
| Copyright Year | 2010 |
| Description | Author affiliation: Intel Inc., Oregon, USA (Ningde Xie) || Electrical, Computer and Systems Engineering Department at Rensselaer Polytechnic Institute (RPI), NY, USA (Guiqiang Dong; Tong Zhang) |
| Abstract | Multi-level per cell (MLC) technique has been widely used to improve the storage density of NAND flash memory. However, bits stored in each MLC memory cell are subject to different bit error rates. In current practice, bits stored in each cell belong to different pages and all the pages are protected using the same ECC tuned for the worst-case scenario, which results in over-protection for other pages and hence reduced storage capacity. In this work, we first develop a flash memory channel model to capture the dominant noise sources such as cell-to-cell interference and random telegraph noise. Using this model, we demonstrate the significant intra-cell unbalanced bit error characteristics for MLC NAND flash memory. We further develop two techniques that can better address this issue to minimize the overall redundancy overhead and hence improve effective capacity. Firstly, we propose an aggregated page programming scheme by modifying the recently emerging full-sequence MLC NAND flash memory programming strategy, which can ensure all the pages experience the same overall bit error rates so that the coding rate of BCH code can be increased by more than 6%. Secondly, in the implementation of non-binary ECC such as RS code, we propose to combine a bit-error-rate-aware symbol grouping scheme in order to further reduce the required coding redundancy. |
| Starting Page | 1915 |
| Ending Page | 1920 |
| File Size | 501554 |
| Page Count | 6 |
| File Format | |
| ISBN | 9781424488636 |
| e-ISBN | 9781424488650 |
| DOI | 10.1109/GLOCOMW.2010.5700276 |
| Language | English |
| Publisher | Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
| Publisher Date | 2010-12-06 |
| Publisher Place | USA |
| Access Restriction | Subscribed |
| Rights Holder | Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
| Subject Keyword | cell-to-cell interference RS Error analysis ECC BCH Interference Programming RTN NAND Flash Ash Logic gates Threshold voltage Error correction codes |
| Content Type | Text |
| Resource Type | Article |
National Digital Library of India (NDLI) is a virtual repository of learning resources which is not just a repository with search/browse facilities but provides a host of services for the learner community. It is sponsored and mentored by Ministry of Education, Government of India, through its National Mission on Education through Information and Communication Technology (NMEICT). Filtered and federated searching is employed to facilitate focused searching so that learners can find the right resource with least effort and in minimum time. NDLI provides user group-specific services such as Examination Preparatory for School and College students and job aspirants. Services for Researchers and general learners are also provided. NDLI is designed to hold content of any language and provides interface support for 10 most widely used Indian languages. It is built to provide support for all academic levels including researchers and life-long learners, all disciplines, all popular forms of access devices and differently-abled learners. It is designed to enable people to learn and prepare from best practices from all over the world and to facilitate researchers to perform inter-linked exploration from multiple sources. It is developed, operated and maintained from Indian Institute of Technology Kharagpur.
Learn more about this project from here.
NDLI is a conglomeration of freely available or institutionally contributed or donated or publisher managed contents. Almost all these contents are hosted and accessed from respective sources. The responsibility for authenticity, relevance, completeness, accuracy, reliability and suitability of these contents rests with the respective organization and NDLI has no responsibility or liability for these. Every effort is made to keep the NDLI portal up and running smoothly unless there are some unavoidable technical issues.
Ministry of Education, through its National Mission on Education through Information and Communication Technology (NMEICT), has sponsored and funded the National Digital Library of India (NDLI) project.
| Sl. | Authority | Responsibilities | Communication Details |
|---|---|---|---|
| 1 | Ministry of Education (GoI), Department of Higher Education |
Sanctioning Authority | https://www.education.gov.in/ict-initiatives |
| 2 | Indian Institute of Technology Kharagpur | Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project | https://www.iitkgp.ac.in |
| 3 | National Digital Library of India Office, Indian Institute of Technology Kharagpur | The administrative and infrastructural headquarters of the project | Dr. B. Sutradhar bsutra@ndl.gov.in |
| 4 | Project PI / Joint PI | Principal Investigator and Joint Principal Investigators of the project |
Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon |
| 5 | Website/Portal (Helpdesk) | Queries regarding NDLI and its services | support@ndl.gov.in |
| 6 | Contents and Copyright Issues | Queries related to content curation and copyright issues | content@ndl.gov.in |
| 7 | National Digital Library of India Club (NDLI Club) | Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach | clubsupport@ndl.gov.in |
| 8 | Digital Preservation Centre (DPC) | Assistance with digitizing and archiving copyright-free printed books | dpc@ndl.gov.in |
| 9 | IDR Setup or Support | Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops | idr@ndl.gov.in |
|
Loading...
|