NDLI: Parameterized Module Scheduling Algorithm for Reconfigurable Computing Systems

Content Provider	IEEE Xplore Digital Library
Author	Kota, Solomon Raju Shekhar, Chandra Kokkula, Archana Toshniwal, Durga Kartikeyan, M.V. Joshi, R.C.
Copyright Year	2007
Abstract	Reconfigurable computing is an emerging paradigm of research that offers cost-effective solutions for computationally intensive applications through hardware reuse. There is a growing need in this domain for techniques to exploit parallelism inherent in the target application and to schedule the parallelized application. This leads to the need for scheduling and mapping of tasks on to several hardware resources (Reconfigurable Logic Units). Here Reconfigurable Logic Unit (RLU) represents reconfigurable hardware module on a reconfigurable System-on-Chip (rSoC). This paper addresses the problem of scheduling and mapping of the tasks onto the RLUs for a given application task graph by introducing a new concept of parameterized modules and variable silicon area sizes. In contrast to existing algorithms, this paper considers heterogeneous RLUs that vary in terms of size of the chip area and multiple versions of implementations (configuration bit streams) for each task. As this is a new idea, here we are presenting algorithms which employ heuristics and dynamic programming methods to schedule tasks on to several hardware resources with the objective of minimizing the total execution time. The results show that dynamic programming algorithm always obtains the optimal or near sub-optimal scheduling list, whereas heuristic method is not providing always optimal /efficient scheduled list. The algorithms are implemented using SystemC environment to support hardware as well as software co-simulation. Our results show that developed algorithm using dynamic programming is more efficient in terms of hardware utilization without losing the performance.
Starting Page	473
Ending Page	478
File Size	187903
Page Count	6
File Format	PDF
ISBN	0769530591
DOI	10.1109/ADCOM.2007.72
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-12-18
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Application specific integrated circuits Computer aided instruction Runtime Processor scheduling Heuristic algorithms Dynamic scheduling Application specific processors Hardware Dynamic programming Scheduling algorithm
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Template-based compilation for coarse-grained reconfigurable processor

PEWs: a decentralized dynamic scheduler for ILP processing

A New Application-Tuned Processor Architecture for High-Performance Reconfigurable Computing

Specific scheduling support to minimize the reconfiguration overhead of dynamically reconfigurable hardware

Intelligent Reconfigurable Instruction Set Processor (IRISP) Design

Automatic Selection of Application-Specific Reconfigurable Processor Extensions

Optimal aperiodic scheduling for dynamic-priority systems

PACE: a dynamic programming algorithm for hardware/software partitioning

A Dynamic Programming Algorithm for Software Rejuvenation Scheduling under Distributed Computation Circumstance

Parameterized Module Scheduling Algorithm for Reconfigurable Computing Systems

Similar Documents

Template-based compilation for coarse-grained reconfigurable processor

PEWs: a decentralized dynamic scheduler for ILP processing

A New Application-Tuned Processor Architecture for High-Performance Reconfigurable Computing

Specific scheduling support to minimize the reconfiguration overhead of dynamically reconfigurable hardware

Intelligent Reconfigurable Instruction Set Processor (IRISP) Design

Automatic Selection of Application-Specific Reconfigurable Processor Extensions

Optimal aperiodic scheduling for dynamic-priority systems

PACE: a dynamic programming algorithm for hardware/software partitioning

A Dynamic Programming Algorithm for Software Rejuvenation Scheduling under Distributed Computation Circumstance

Parameterized Module Scheduling Algorithm for Reconfigurable Computing Systems