NDLI: Fair scheduling of integrated IP and ATM based traffic in 3G mobile communication networks

Content Provider	IEEE Xplore Digital Library
Author	Chie Dou Shing-Jeh Jiang
Copyright Year	2001
Abstract	A flexible platform with the capabilities of handling both real-time IP and ATM traffic enables mobile network operators to offer any combination of 2G and 3G traffic based on IP and ATM. The integration of IP routing and ATM switching into a single network platform provides more efficient and cost-effective use of network resources, dynamically allocating bandwidth in response to changes in the balance of circuit and packet based traffic. This paper presents a hardware-based common scheduling architecture for both IP and ATM traffic in an access node, based on a self-clocked fair queueing (SCFQ) service discipline. The high-speed all parallel matching capability of content-addressable memory (CAM) is used to find the packet or cell with the smallest timestamp (virtual finishing time) destined for a specific output port. Both IP and ATM traffic have their own service classes, and each service class has its own logical queue in our SCFQ architecture. Timestamps of all packets (including ATM cells) are stored in the same CAM array so that fair scheduling of integrated IP and ATM traffic can be achieved.
Starting Page	2715
Ending Page	2719
File Size	512503
Page Count	5
File Format	PDF
ISBN	0780367286
ISSN	10903038
DOI	10.1109/VETECS.2001.944094
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2001-05-06
Publisher Place	Greece
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Asynchronous transfer mode Traffic control Telecommunication traffic Computer aided manufacturing CADCAM Routing Switching circuits Packet switching Resource management Bandwidth
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in