NDLI: Emergent properties of the prefrontal cortical circuit for working memory processing

Content Provider	IEEE Xplore Digital Library
Author	Tanaka, S. Yoshizawa, K.
Copyright Year	1999
Description	Author affiliation: Dept. of Electr. & Electron. Eng., Sophia Univ., Tokyo, Japan (Tanaka, S.)
Abstract	In the monkey brain performing a spatial working memory task, tuned activity of the prefrontal cortical neurons that is sustained during the delay period is a neuronal substrate of the working memory. The sustainment of the activity would be attributable to the intrinsic dynamics of the prefrontal cortical circuit because the cue input, which triggers the dynamics, is turned off and no additional external input is provided in the delay period. To understand the intrinsic dynamics of the prefrontal cortical circuit, I show the computer simulations of a model prefrontal cortical circuit with biologically plausible leaky integrate-and-fire neurons. The excitatory (inhibitory) synaptic inputs to the pyramidal cells whose preferred directions are close to the cue direction increased (decreased respectively) gradually while receiving the cue-related input and remained high (low respectively) during the delay period. Opposing effects were observed for the pyramidal cells whose preferred directions are almost anti-parallel to the cue direction. These simulations suggest that the tuned excitatory and inhibitory synaptic inputs are formed in the prefrontal cortical circuit. These synaptic inputs persist even after the termination of the cue-related input, accounting for the tuned delay-period activity for spatial working memory.
Starting Page	205
Ending Page	210
File Size	413928
Page Count	6
File Format	PDF
ISBN	0780357310
ISSN	1062922X
DOI	10.1109/ICSMC.1999.823179
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1999-10-12
Publisher Place	Japan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Neurons Delay Signal processing Equations Computer simulation Biological system modeling Brain modeling Circuit simulation Tuned circuits Visual system
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in