NDLI: Detailed evaluation of different inversion layer electron and hole mobility models

Content Provider	IEEE Xplore Digital Library
Author	Khan, S.A. Hasnat, K. Tasch, A.F. Maziar, C.M.
Copyright Year	1995
Description	Author affiliation: Microelectron. Res. Center, Texas Univ., Austin, TX, USA (Khan, S.A.; Hasnat, K.; Tasch, A.F.; Maziar, C.M.)
Abstract	With the increasing complexity of submicron device phenomena, efficient and accurate device simulators are indispensable. Carrier mobility is one of the most important parameters required to accurately predict MOSFET terminal characteristics. Numerous models for carrier mobility for both the inversion layer and bulk silicon have been reported in the literature. Several choices are usually available with regard to the selection of mobility models in device simulators. This study presents a comparative and detailed examination of the various inversion layer and bulk mobility models that reside in popular device simulators. MOSFET I-V characteristics have been simulated and compared with the experimental data of 10 different sets of MOS devices fabricated with different processes. The device data, obtained from different industrial and university sources, include both NMOS and PMOS devices, and both LDD and non-LDD devices with effective channel lengths varying from 0.22 /spl mu/m to 9.1 /spl mu/m. About 1800 PISCES simulations have been performed to complete this study, in which the maximum percentage difference and the rms error value between the experimental and simulated drain current have been used as the comparison criteria. It has been observed that among the selected inversion layer drift-diffusion models, the University of Texas at Austin effective-field based local-field dependent models for both electrons and holes provided consistently better agreement over the wide range of experimental data.
Starting Page	187
Ending Page	192
File Size	631876
Page Count	6
File Format	PDF
ISBN	0780325966
ISSN	07496877
DOI	10.1109/UGIM.1995.514142
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1995-05-16
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Charge carrier processes Electron mobility MOS devices Silicon MOSFET circuits Integrated circuit technology Predictive models Microelectronics Virtual manufacturing MOS integrated circuits
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in