NDLI: On-Chip Delay Sensor for Environments with Large Temperature Fluctuations

Content Provider	IEEE Xplore Digital Library
Author	Jibing Qiu Guihai Yan Xiaowei Li
Copyright Year	2014
Description	Author affiliation: State Key Lab. of Comput. Archit., Inst. of Comput. Technol., Beijing, China (Jibing Qiu; Guihai Yan; Xiaowei Li)
Abstract	The precision of on-chip delay sensors is degraded by temperature fluctuations, which hinders these sensors from applying to on-line fault predicting and DVFS. We present a novel path delay measuring technique which is immune to large temperature fluctuation. The delay reference are generated by gate biasing temperature compensation devices in which the pull-up and pull-down network are tuned to set the measurement circuit working in temperature insensitive point, thereby eliminating the precision degradation due to temperature variations. Video image scaling IP is used as experimental circuit to validate the effectiveness of the proposed technique. Experimental results show that within temperature range of -55°C to 125°C, the measurement error is reduced from 19.56% to 0.5%, compared with the techniques without temperature resilience.
Sponsorship	IEEE Comput. Soc.
Starting Page	275
Ending Page	280
File Size	313624
Page Count	6
File Format	PDF
ISBN	9781479960309
ISSN	10817735
DOI	10.1109/ATS.2014.65
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-11-16
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Delays Temperature measurement Temperature sensors Delay lines Logic gates Inverters Semiconductor device measurement temperature resilience Critical path delay measurement temperature variation
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Design and verification of an all-digital on-chip process variation sensor

A gate level sensor network for integrated circuits temperature monitoring

A field programmable gate array-based digital temperature sensor's response to supply voltage variation

An area-efficient on-chip temperature sensor with nonlinearity compensation using injection-locked oscillator (ILO)

Characterization of Inverse Temperature Dependence in logic circuits

High-resolution on-chip propagation delay detector for measuring within-chip variation

High-resolution on-chip propagation delay detector for measuring within-chip and chip-to-chip variation

Large Within-Die Gate Delay Variations in Sub-Threshold Logic Circuits at Low Temperature

Digital asynchronous on-chip temperature measurement using a buffer ring

On-Chip Delay Sensor for Environments with Large Temperature Fluctuations

Similar Documents

Design and verification of an all-digital on-chip process variation sensor

A gate level sensor network for integrated circuits temperature monitoring

A field programmable gate array-based digital temperature sensor's response to supply voltage variation

An area-efficient on-chip temperature sensor with nonlinearity compensation using injection-locked oscillator (ILO)

Characterization of Inverse Temperature Dependence in logic circuits

High-resolution on-chip propagation delay detector for measuring within-chip variation

High-resolution on-chip propagation delay detector for measuring within-chip and chip-to-chip variation

Large Within-Die Gate Delay Variations in Sub-Threshold Logic Circuits at Low Temperature

Digital asynchronous on-chip temperature measurement using a buffer ring

On-Chip Delay Sensor for Environments with Large Temperature Fluctuations