NDLI: An algorithm for discrete event logic simulation on distributed systems

Content Provider	IEEE Xplore Digital Library
Author	Sundaram, S. Mohan, T.S. Patnaik, L.M.
Copyright Year	1991
Description	Author affiliation: Indian Institute of Science (Sundaram, S.)
Abstract	Increase in the complexity of VLSI digital circuit design demands faster logic simulation techniques than those currently available. One of the ways of speeding up existing logic Simulation Agorithms is by exploiting the inherent parallelism of the sequential version. In this paper, we explore the possibility of mapping an event driven logic simulation algorithm onto a cluster of processors interconnected by an ethernet. The set of events at any simulation time. step is partitionecl by the Master Task (running on the host processor) anlong the Worker Tasks(running of the other processor's). The partitioning scheme ensures a balanced load. Each Worker Task determines the fanout, elementts, evaluates them independently and comes up with the new event list which is passed onto the Master Task. After receiving the event lists from all the workers, the Master Task increments the simulation time step, computes the new event list partition for the next simulation cycle. We have implemented this distributed logic simulation algorithm on a set of 8 VAXstations using CT - a package for distributed programming. The paper concludes with a note on the speedup figures obtained on the ISCAS benchmark circuits.
Starting Page	185
Ending Page	189
File Size	534185
Page Count	5
File Format	PDF
ISBN	0780305388
DOI	10.1109/TENCON.1991.753864
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1991-08-28
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Discrete event simulation Circuit simulation Computational modeling Packaging Delay Partitioning algorithms Runtime Logic circuits Distributed computing Very large scale integration
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Efficient partitioning method for distributed logic simulation of VLSI circuits

Efficient circuit partitioning algorithms for parallel logic simulation

Faster fault simulation through distributed computing

T-algorithm-based logic simulation on distributed systems

SUGAR: an event driven circuit simulator

Design of multilevel mixed-mode simulator for LSI/VLSI circuits

Logic simulation using T-algorithm on network of workstations

High speed VLSI logic simulation using bitwise operations and parallel processing

Parallel logic level simulation of VLSI circuits

An algorithm for discrete event logic simulation on distributed systems

Similar Documents

Efficient partitioning method for distributed logic simulation of VLSI circuits

Efficient circuit partitioning algorithms for parallel logic simulation

Faster fault simulation through distributed computing

T-algorithm-based logic simulation on distributed systems

SUGAR: an event driven circuit simulator

Design of multilevel mixed-mode simulator for LSI/VLSI circuits

Logic simulation using T-algorithm on network of workstations

High speed VLSI logic simulation using bitwise operations and parallel processing

Parallel logic level simulation of VLSI circuits

An algorithm for discrete event logic simulation on distributed systems