NDLI: Design and performance of a modular hardware process mapper (scheduler) for a real-time token controlled data driven multiprocessor architecture

Content Provider	IEEE Xplore Digital Library
Author	Heath, J.R. Ramamoorthy, S.
Copyright Year	1991
Description	Author affiliation: Dept. of Electr. Eng., Kentucky Univ., Lexington, KY, USA (Heath, J.R.; Ramamoorthy, S.)
Abstract	Dynamic process mapping mechanisms can be responsible for efficient routing of control tokens through real-time data driven multiprocessor architectures. These mechanisms perform a resource allocation function within such an architecture and are therefore critical to the real-time operation and performance of such an architecture. Dynamic process mapping mechanisms can be realized in hardware or software. It can be shown a hardware process mapping mechanism is faster than a functionally equivalent software process mapper. This paper presents a fast dynamic modular hardware process mapping mechanism for a real-time data-driven multiprocessor architecture, the dynamic pipeline computer architecture (DPCA), its organization and design suitable for VLSI implementation and a performance analysis. The basic process mapper design is modular and therefore may be utilized in parallel data-driven computer architectures. Process mapping time is shown to be proportional to O(log/sub 2/ N) where N represents the number of process mapping modules required within a token controlled data driven multiprocessor system.
Starting Page	478
Ending Page	482
File Size	428311
Page Count	5
File Format	PDF
ISBN	0818621907
ISSN	00942898
DOI	10.1109/SSST.1991.138609
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1991-03-10
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Hardware Computer architecture Routing Resource management Pipelines Very large scale integration Performance analysis Process design Proportional control Control systems
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Hardware Scheduler for Real Time Multiprocessor System on Chip

GT-EP: a novel high-performance real-time architecture

A depth-first-search controlled gridless incremental routing algorithm for VLSI circuits

Design of a VLSI fuzzy processor for ATM traffic sources management

Real-time Accelerators for Volume Rendering

A microprogrammable VLSI routing controller for HARTS

Efficient IP routing table VLSI design for multigigabit routers

A dedicated data flow architecture for hardware compilation

A Hardware Assisted Design Rule Check Architecture

Design and performance of a modular hardware process mapper (scheduler) for a real-time token controlled data driven multiprocessor architecture

Similar Documents

A Hardware Scheduler for Real Time Multiprocessor System on Chip

GT-EP: a novel high-performance real-time architecture

A depth-first-search controlled gridless incremental routing algorithm for VLSI circuits

Design of a VLSI fuzzy processor for ATM traffic sources management

Real-time Accelerators for Volume Rendering

A microprogrammable VLSI routing controller for HARTS

Efficient IP routing table VLSI design for multigigabit routers

A dedicated data flow architecture for hardware compilation

A Hardware Assisted Design Rule Check Architecture

Design and performance of a modular hardware process mapper (scheduler) for a real-time token controlled data driven multiprocessor architecture