NDLI: Index of authors

Please wait, while we are loading the content...

2015 IEEE 13th International New Circuits and Systems Conference (NEWCAS)

2014 IEEE 12th International New Circuits and Systems Conference (NEWCAS)

2013 IEEE 11th International New Circuits and Systems Conference (NEWCAS)

10th IEEE International NEWCAS Conference

2011 IEEE 9th International New Circuits and systems conference

Proceedings of the 8th IEEE International NEWCAS Conference 2010

2009 Joint IEEE North-East Workshop on Circuits and Systems and TAISA Conference

Menu [of CD options]

Thematic list of papers

Sessions chairs and co-chairs

Lecture sessions [listing]

Program list of abstracts

Index of authors

Frequency-Band-Decomposition converters using continuous-time Sigma-Delta A/D modulators

A 65 nm CMOS versatile ADC using time interleaving and ΣΔ modulation for multi-mode receiver

A real-time system for multisite stimulation on living neural networks

A 65nm CMOS EDGE/UMTS/WLAN tri-mode four-channel time-interleaved ΣΔ ADC

Event-driven data and power management in high-density neural recording microsystems

Shared resources high-level modeling in embedded systems using virtual nodes

Hybrid Filter Bank A/D conversion systems applied to future telecommunication scenarios

Embedding a wireless transmitter within the space and power constraints of an electronic untethered microrobot

Lightweight Transactional Memory systems for large scale shared memory MPSoCs

Design of nearly linear-phase recursive digital filters by constrained optimization

Asynchronous component implementation methodology for GALS design in FPGAs

Embedded capacitor-multiplier compensation for area-efficient low-power multistage amplifiers

Trade-off between surface, biasing current and performance of an analog turbo decoder

A small-area parallel-pipeline architecture for MTO-convolutional encoders

Real-time FPGA implementation of Lorenz's chaotic generator for ciphering telecommunications

A new control scheme based on DSP for automatic PMD compensation in optical fiber communication systems

A negative resistance compensated switching current sampled-and-hold circuit

Design of a monolithic width programmable Gaussian Monocycle Pulse generator for Ultra WideBand radar in CMOS technology

Divide-and-conquer piecewise linear fitting of gain for phase approximation

Decimation filter design for RSFQ ΣΔ converter

A current-switching phase shifter for millimeter-wave applications

Design, simulation and hardware validation of a low-cost CLMS echo canceling system

A fully integrated solar battery charger

Independent component analysis in IDMA systems

Performance enhancement of a closed-loop accelerometer tuned close to its instability regime

Physical realizable circuit structure for adaptive frequency Hopf oscillator

Novel circuit technique for high-speed ECL gates

Compiler-based optimizations impact on embedded software power consumption

Active terminated differential current-mode receiver for chip-to-chip communication

A comparative study of on chip decorrelation schemes for low power, high resolution infrared sensors

An all-digital PLL for satellite based navigation in 90 nm CMOS

Design of a low power 10-bit cyclic D/A converter with a Johnson counter and a capacitor swapping technique

An 8-bit 1GSPS folding-interpolation CMOS A/D converter with an auto switching encoder

A secure scheme for medical image transmission

Specification and automated simulation-based verification of power requirements for system-on-chips

A wide spreading range programmable spread spectrum clock generator using a ΣΔ fractional-N PLL

High performance 77 GHz Single Pole Triple Throw (SP3T) MEMS switch

CMOS reconfigurable readout circuit for a multifunction sensor

Low-voltage low-power and high-swing current differencing buffered amplifier

Transistor sizing and V scaling for low power CMOS circuits

Direct digital synthesis-based all-digital phase-locked loop

An innovative, offset immune, conditioning and read-out circuitry for resistive MEMS sensors

Phase Noise reduction in Quadrature LC oscillators using inverter-based tail noise shaping

A wideband 0.18μm CMOS LNA with RC-feedback topology for UWB applications

Area minimization for library-free synthesis

A low power Class D audio amplifier with discrete time loop filter compensation

On-chip DC-DC converter for IP-level dynamic voltage scaling

A 2.5 V 0.13 μm CMOS amplifier for a high-temperature sensor system

Wave concept iterative procedure for inhomogeneous multi-layered circuits

High performance ASIP implementation of PBDI — A new intra-field deinterlacing method

An review of fully digital audio class D amplifiers topologies

A simple capacitance calculation formula for MEMS capacitive type sensors with square membranes

Dark current compensation in CMOS image sensors using a differential pixel architecture

FPGA implementation of an LMS-based real-time adaptive Predistorter for Power Amplifiers

On wires driven by a few electrons

A fast derivative-less optimization of the feedback coupling coefficient for a self-mixing laser displacement sensor

A low power, low phase noise, square wave LC quadrature VCO for ISM band

A low power, low phase noise, square wave LC quadrature VCO for ISM band

A real-time system for multisite stimulation on living neural networks

Why should we care about input vectors?

Ageing sensor for analog application

Hardware implementation of free division block-based BSS algorithm

On Captureless Delay Test Points

Synthetic biology and microelectronics: A similar design flow

Compact modeling of both n- and p-type ultrashort FinFETs

MEMs based reconfigurable dual behavior resonator using BCB technology in W-frequency range

A re-usable verification framework of Open Core Protocol (OCP)

A neuromimetic ultra low-power ADC for bio-sensing applications

IIP3 optimization through body biasing in Low Noise Amplifiers

Linearly weighted classifier circuit

Oscillation period and power consumption in configurable self-timed ring oscillators

A different size transformers and its analysis for power combiner blocks in CMOS technology

A 1-ppm/°C voltage reference in the range of 0.73V–1.4V

CMOS 65 nm wideband LNA reliability estimation

Delta RCS of UHF RFID taking into account the shunt resistance in the tag model

A digitally tuned Voltage Controlled Delay Element for 1-10GHz DLL-based frequency synthesis

Linearity optimization using dithering in a $1^{st}$ order thermal ΣΔ modulator

Limitations of fractional synthesizers for 60 GHz WPANs: A survey

Power path optimization for autonomous microsystems

Design and implementation of a Multiplierless Reconfigurable DFT/DCT processor

A low complexity VLSI architecture for MIMO sphere decoding algorithm

Low-power CMOS-based epileptic seizure onset detector

Linearization of a 65nm CMOS power amplifier with a Cartesian Feedback for W-CDMA standard

Optimizing speed and consumption of QDI controllers using direct mapping synthesis

A new high-resolution Time-to-Digital Converter concept based on a 128 stage 0.35 µm CMOS delay generator

A new approach for variability analysis of analog ICs

Complete BAW filtered CMOS 90nm digital RF signal generator

Automatic verification methodology based on structural test patterns

Relating reliability to circuit topology

New fully differential instrumental chain for Hall sensor signal conditioning integrated in standard 0.35 μm CMOS process

Analytical computation of packet latency in a 2D-mesh NoC

A configurable platform for MPSoCs based on application specific instruction set processors

Flexible baseband analog front-end for NUS based multistandard receiver

A 2.4GHz CMOS automatic matching network design for pacemaker applications

Fully-integrated low-voltage high-efficiency CMOS rectifier for wirelessly powered devices

Faults diagnosis methodology for the WaferNet interconnection network

Design and optimization of a low complexity all-digital digital-to-analog converter

A programmable dynamic optically reconfigurable gate array

A double balanced resistive down-conversion mixer integrated in BiCMOS SiGe technology for 79 GHz automotive radar

FPGA implementation of BP-DF-MPIC detectors for DS-CDMA systems in frequency selective channels

Formal model and code verification in Model-Based Design

Design of nerve signal biosensor

2008 Joint 6th International IEEE Northeast Workshop on Circuits and Systems and TAISA Conference

2007 IEEE Northeast Workshop on Circuits and Systems

2006 IEEE North-East Workshop on Circuits and Systems

The 3rd International IEEE-NEWCAS Conference, 2005.

The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in