NDLI: A fast bit loading algorithm synchronized with commercial power supply for in-home PLC systems

Content Provider	IEEE Xplore Digital Library
Author	Honda, S. Umehara, D. Hayasaki, T. Denno, S. Morikura, M.
Copyright Year	2008
Description	Author affiliation: Grad. Sch. of Inf., Kyoto Univ., Kyoto (Honda, S.; Umehara, D.; Hayasaki, T.; Denno, S.; Morikura, M.)
Abstract	In-home PLC (power line communication) is one of the most attractive in-home networkings. However, there are a lot of technical issues for the realization of PLC with high rate and high reliability. These issues include the influence of frequency selective and linear periodically time-variant (LPTV) channel synchronized with commercial power supply. In particular, we show that some kind of switching power devices impact deep and deterministic time selectivity for power line channels. The combination of OFDM (Orthogonal Frequency Division Multiplexing) and bit loading algorithm is a powerful tool to increase the bit rate or reliability for quasi-static frequency selective channels including power line channels. However, a quick response will be required for the execution of bit loading algorithm since power line channels are synchronized with commercial power supply. In this paper, we propose a fast bit loading algorithm based on the fractional knapsack algorithm to enhance the bit rate under the condition that the transmitted power is constant. Furthermore, we evaluate the achievable bit rate of the proposed algorithm for the SNR over a power line channel and compare it with the achievable bit rate based on water filling theory.
Starting Page	336
Ending Page	341
File Size	1274938
Page Count	6
File Format	PDF
ISBN	9781424419753
DOI	10.1109/ISPLC.2008.4510450
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-04-02
Publisher Place	South Korea
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Power supplies Programmable control fractional knapsack algorithm power line communication OFDM LPTV channel bit loading algorithm water filling theory
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Optimal LPTV-Aware Bit Loading in Broadband PLC

Optimal Bit Loading Algorithm for Power-Line Communication Systems subject to Individual Channel Power Constraints

Bit, tone and cyclic prefix allocation in OFDM with application to In-Home PLC

Bit-loading algorithms for OFDM with adaptive cyclic prefix length in PLC channels

Reduced complexity LPTV-aware bit loading for channel adaptation in broadband PLC

The influence of time-varying channels synchronized with commercial power supply on PLC equipments

Innovative PLC network design for bit loading algorithm and bistatic channel capacity

A bit-Loaded OFDMA for in-home power line communications

Channel adaptation for time-varying powerline channel and noise synchronized with AC cycle

A fast bit loading algorithm synchronized with commercial power supply for in-home PLC systems

Similar Documents

Optimal LPTV-Aware Bit Loading in Broadband PLC

Optimal Bit Loading Algorithm for Power-Line Communication Systems subject to Individual Channel Power Constraints

Bit, tone and cyclic prefix allocation in OFDM with application to In-Home PLC

Bit-loading algorithms for OFDM with adaptive cyclic prefix length in PLC channels

Reduced complexity LPTV-aware bit loading for channel adaptation in broadband PLC

The influence of time-varying channels synchronized with commercial power supply on PLC equipments

Innovative PLC network design for bit loading algorithm and bistatic channel capacity

A bit-Loaded OFDMA for in-home power line communications

Channel adaptation for time-varying powerline channel and noise synchronized with AC cycle

A fast bit loading algorithm synchronized with commercial power supply for in-home PLC systems