NDLI: Thread to Core Assignment in SMT On-Chip Multiprocessors

Content Provider	IEEE Xplore Digital Library
Author	Acosta, C. Cazorla, F.J. Ramirez, A. Valero, M.
Copyright Year	2009
Abstract	State-of-the-art high-performance processors like the IBM POWER5 and Intel i7 show a trend in industry towards on-chip Multiprocessors (CMP) involving Simultaneous Multithreading (SMT) in each core. In these processors, the way in which applications are assigned to cores plays a key role in the performance of each application and the overall system performance. In this paper we show that the system throughput highly depends on the Thread to Core Assignment (TCA), regardless the SMT Instruction Fetch (IFetch) Policy implemented in the cores. Our results indicate that a good TCA can improve the results of any underlying IFetch Policy, yielding speedups of up to 28%. Given the relevance of TCA, we propose an algorithm to manage it in CMP+SMT processors. The proposed throughput-oriented TCA Algorithm takes into account the workload characteristics and the underlying SMT IFetch Policy. Our results show that the TCA Algorithm obtains thread-to-core assignments 3% close to the optimal assignation for each case, yielding system throughput improvements up to 21%.
Starting Page	67
Ending Page	74
File Size	1524356
Page Count	8
File Format	PDF
ISBN	9780769538570
ISSN	15506533
DOI	10.1109/SBAC-PAD.2009.13
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-10-28
Publisher Place	Brazil
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Yarn Surface-mount technology scheduling SMT CMP
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Exploiting unbalanced thread scheduling for energy and performance on a CMP of SMT processors

Thread clustering:sharing-aware scheduling on SMP-CMP-SMT multiprocessors

Thread clustering: sharing-aware scheduling on SMP-CMP-SMT multiprocessors

Thread clustering: Sharing-aware scheduling on SMP-CMP-SMT multiprocessors (2007)

Thread clustering: Sharing-aware scheduling on SMP-CMP-SMT multiprocessors (2007)

Thread clustering: Sharing-aware scheduling on SMP-CMP-SMT multiprocessors (2007)

Heat-and-run: leveraging SMT and CMP to manage power density through the operating system (2004)

Area and system clock effects on SMT/CMP processors

Heat-and-run: leveraging smt and cmp to manage power density through the operating system (2004)

Thread to Core Assignment in SMT On-Chip Multiprocessors

Similar Documents

Exploiting unbalanced thread scheduling for energy and performance on a CMP of SMT processors

Thread clustering:sharing-aware scheduling on SMP-CMP-SMT multiprocessors

Thread clustering: sharing-aware scheduling on SMP-CMP-SMT multiprocessors

Thread clustering: Sharing-aware scheduling on SMP-CMP-SMT multiprocessors (2007)

Thread clustering: Sharing-aware scheduling on SMP-CMP-SMT multiprocessors (2007)

Thread clustering: Sharing-aware scheduling on SMP-CMP-SMT multiprocessors (2007)

Heat-and-run: leveraging SMT and CMP to manage power density through the operating system (2004)

Area and system clock effects on SMT/CMP processors

Heat-and-run: leveraging smt and cmp to manage power density through the operating system (2004)

Thread to Core Assignment in SMT On-Chip Multiprocessors