NDLI: Programmable symmetric CMOS circuit based on switch box concepts

Content Provider	IEEE Xplore Digital Library
Author	Shun-Wen Cheng
Copyright Year	2009
Description	Author affiliation: Dept. of Electronic Engineering, Far East University, Tainan 74448, Taiwan (Shun-Wen Cheng)
Abstract	The switch box is widely used for interconnection in FPGAs, but it is never used in a logic circuit. This study proposes novel programmable symmetric CMOS circuits; they are based on the switch box concepts. All the proposed circuits contain a local programmable mesh and a symmetric CMOS circuit. One of the proposed symmetric CMOS circuits includes four H-bridges in P-block and four H-bridges in N-block, and uses 20 transistors (10P10N) only. An H-bridge circuit can build various serial or parallel forms for different basic functions. Therefore the 10P10N version circuit with the input mesh could build two-input universal functions, and several frequently used three-input to six-input functions, such as AOI21, OAI21, NAND3, NOR3, XOR3, CARRY, AOI22, OAI22, NAND4, NOR4, AOI31, OAI31, AOI211, OAI211, AOI32, AOI31, NAND5, NOR5, AOI221, and so on. The proposed programmable switch box CMOS circuits could be applied in configurable computing and intelligent signal processing.
Starting Page	513
Ending Page	516
File Size	147814
Page Count	4
File Format	PDF
ISBN	9781424450152
DOI	10.1109/ISPACS.2009.5383790
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-01-07
Publisher Place	Japan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Switches Switching circuits CMOS logic circuits Field programmable gate arrays Reconfigurable logic Signal processing CMOS process Communication switching Integrated circuit interconnections Costs VLSI CMOS logic switch box antifuse-based FPGA configurable logic block (CLB) configurable computing
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Configurable CMOS H-tree logic module

H-tree CMOS logic circuit

A CBRAM-based compact interconnect switch for non-volatile reconfigurable logic circuits

Unidirectional switch-boxes for synthesizable reconfigurable arrays

Designing Nonvolatile Reconfigurable Switch-based FPGA through Overall Circuit Performance Evaluation

C-testable vector set design for antifuse-based FPGA cell

A $1.6mm^{2}$ 4,096 logic elements multi-context FPGA core in 90nm CMOS

The effect of switch box flexibility on routability of field programmable gate arrays

Interconnect resources testing and faults diagnosis in field programmable gate arrays

Programmable symmetric CMOS circuit based on switch box concepts

Similar Documents

Configurable CMOS H-tree logic module

H-tree CMOS logic circuit

A CBRAM-based compact interconnect switch for non-volatile reconfigurable logic circuits

Unidirectional switch-boxes for synthesizable reconfigurable arrays

Designing Nonvolatile Reconfigurable Switch-based FPGA through Overall Circuit Performance Evaluation

C-testable vector set design for antifuse-based FPGA cell

A $1.6mm^{2}$ 4,096 logic elements multi-context FPGA core in 90nm CMOS

The effect of switch box flexibility on routability of field programmable gate arrays

Interconnect resources testing and faults diagnosis in field programmable gate arrays

Programmable symmetric CMOS circuit based on switch box concepts