NDLI: Using the EKV model to describe the DC operation in weak inversion of the multiple-input FGMOS transistor

Content Provider	IEEE Xplore Digital Library
Author	Rios-Salcedo, S. Medina-Vazquez, A.S. Davila-Saldivar, C. Gurrola-Navarro, M.A.
Copyright Year	2013
Description	Author affiliation: Electron. Dept., Univ. de Guadalajara, Guadalajara, Mexico (Rios-Salcedo, S.; Medina-Vazquez, A.S.; Davila-Saldivar, C.; Gurrola-Navarro, M.A.)
Abstract	The Floating Gate MOS Transistor with Multiple Inputs is a device that offers some advantages with regard to the conventional MOS transistor. However, even today, there is a lack of formal and detailed analysis about the analog model in the literature. An accurate model of this device is very important for designing high performance analog cells. In this document a strategy for modeling the floating gate transistor operating in the weak inversion region based in the adaptation of the EKV model is proposed. The basis for developing a complete theory which allows the modeling of this device model is introduced. This type of modeling can be very useful for high performance analog integrated circuits designers where the transistor concerned here is strongly recommended. Further, this modeling process is also useful for the development of new computational tools for analog circuits simulation.
Sponsorship	IEEE Puebla Sect.
Starting Page	154
Ending Page	157
File Size	564198
Page Count	4
File Format	PDF
ISBN	9781467361569
e-ISBN	9781467361552
DOI	10.1109/CONIELECOMP.2013.6525777
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-03-11
Publisher Place	Mexico
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Mathematical model Logic gates Equations MOSFET Adaptation models Analytical models Capacitance
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Extracting the floating gate voltage on the multiple-input FGMOS transistor

Analytical inversion-mode varactor modeling based on the EKV model and its application to RF VCO design

Experimental analysis of a transconductor-amplifier based on a mi-fgmos transistor

Compact modeling of long channel Double Gate MOSFET transistor

Implementation of ternary logic gates using FGMOS

An analytical model for MOSFET local oxide capacitance

Charged based MOS transistor modeling in weak inversion

FOSS EKV 2.6 parameter extractor

A new low voltage FGMOS voltage-controlled resistor

Using the EKV model to describe the DC operation in weak inversion of the multiple-input FGMOS transistor

Similar Documents

Extracting the floating gate voltage on the multiple-input FGMOS transistor

Analytical inversion-mode varactor modeling based on the EKV model and its application to RF VCO design

Experimental analysis of a transconductor-amplifier based on a mi-fgmos transistor

Compact modeling of long channel Double Gate MOSFET transistor

Implementation of ternary logic gates using FGMOS

An analytical model for MOSFET local oxide capacitance

Charged based MOS transistor modeling in weak inversion

FOSS EKV 2.6 parameter extractor

A new low voltage FGMOS voltage-controlled resistor

Using the EKV model to describe the DC operation in weak inversion of the multiple-input FGMOS transistor