NDLI: Low-Power SOC Design Using Configurable Processors-The Non-Nuclear Option

Content Provider	IEEE Xplore Digital Library
Author	Rowen, C. Dixit, A. Leibson, S.
Copyright Year	2005
Description	Author affiliation: Tensilica Inc., Santa Clara (Rowen, C.; Dixit, A.; Leibson, S.)
Abstract	Power and energy dissipation are increasingly important in SOC design. Low operating power reduces end-product costs by reducing the size of power supplies and heat sinks and by eliminating active cooling. Low SOC energy dissipation reduces battery size and increases battery life in portable equipment. As the use of multiple processors grows in SOC design, to gain the programmability and flexibility benefits that processors provide, the need to reduce each processor's power and energy requirements also grows. Configurable processors can deliver dramatic gains in energy efficiency, relative to fixed-instruction-set processors. This energy advantage comes from three improvements. First, instruction-set extension tailors a configurable processor to target applications, which reduces the required number of execution cycles, drops the processor's required operating frequency, and consequently cuts operating power. Second, processor configuration removes unneeded features and further reduces the processor's operating power. Third, automated processor-generation tools permit logic optimization, signal switching reductions, and use of low-voltage circuits and fabrication processes. Real processor-core designs can achieve power dissipation approaching 20 muW/MHz at 0.8V and nearly 10 muW/MHz at 0.6V, using production 0.13 mum libraries.
Starting Page	8
Ending Page	13
File Size	4079759
Page Count	6
File Format	PDF
ISBN	0780392949
DOI	10.1109/ISSOC.2005.4659334
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-11-17
Publisher Place	Finland
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Process design Energy dissipation Batteries Costs Power supplies Heat sinks Cooling Energy efficiency Frequency Logic circuits
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Implementing low-power configurable processors - practical options and tradeoffs

A novel structure of energy efficiency charge recovery logic

A distributed power supply system using new heat dissipation techniques

Low-Power Issues for SoC

Architectural approaches to reducing power related system costs

SOC logic development using configurable, application-specific processors

Self-timed circuits for energy harvesting AC power supplies

Low-power circuit design using adiabatic switching principle

A CMOS adiabatic logic for low power circuit design

Low-Power SOC Design Using Configurable Processors-The Non-Nuclear Option

Similar Documents

Implementing low-power configurable processors - practical options and tradeoffs

A novel structure of energy efficiency charge recovery logic

A distributed power supply system using new heat dissipation techniques

Low-Power Issues for SoC

Architectural approaches to reducing power related system costs

SOC logic development using configurable, application-specific processors

Self-timed circuits for energy harvesting AC power supplies

Low-power circuit design using adiabatic switching principle

A CMOS adiabatic logic for low power circuit design

Low-Power SOC Design Using Configurable Processors-The Non-Nuclear Option