NDLI: Effects of mode conversion on parasitic coupling in high-speed VLSI circuits

Content Provider	IEEE Xplore Digital Library
Author	Quere, Y. Le Gouguec, T. Martin, P.M. Le Berre, D. Huret, F.
Copyright Year	2004
Description	Author affiliation: Lab. d'Electronique et Syst. de Telecommun., UMR CNRS, Brest, France (Quere, Y.; Le Gouguec, T.; Martin, P.M.; Le Berre, D.; Huret, F.)
Abstract	The mode conversion means that a modification of the electromagnetic field configuration occurs, generally, after discontinuities. In deep submicron digital ULSI circuits, the mode conversion analysis is indispensable to identify the signal return path, the return current distribution and therefore, for an accurate inductance modelling which remains a challenging problem (Y. I. Ismael and E. G. Friedman, 2000). On the other hand, switching activity of high speed CMOS circuit may produce large current derivatives in wires (crosstalk) and substrate. These current transients can generate large potential surges and coupled noise. In this mind, a reduction of the mode conversion phenomenon decreases noise in high speed ULSI circuits (Y. Quere et al., 2003). We have investigated the mode conversion, in the frequency domain, for multiple-line inter-layer transitions in CMOS devices. The signal integrity analysis in time domain proved the detrimental effects of mode conversion. Finally, we confirmed that our design rule reduces the mode conversion phenomenon in the case of transition with multiple coupled lines.
Starting Page	193
Ending Page	196
File Size	342035
Page Count	4
File Format	PDF
ISBN	0780384709
DOI	10.1109/SPI.2004.1409050
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-05-09
Publisher Place	Germany
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Coupling circuits Very large scale integration Crosstalk Ultra large scale integration Signal analysis Circuit noise Electromagnetic fields Signal processing Current distribution Inductance
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Interconnect mode conversion in high-speed VLSI circuits

Interconnect mode conversion in high-speed vlsi circuits.

Techniques to reduce mode conversion phenomena in high-speed on chip interconnects

Capacitive coupling noise in high-speed VLSI circuits

Signal integrity optimization on the pad assignment for high-speed VLSI design

Analytical crosstalk model with inductive coupling in VLSI interconnects

Analysis and reduction of capacitive coupling noise in high-speed VLSI circuits

Crosstalk estimation in deep sub-micron VLSI

Noise Suppression in VLSI Circuits Using Dummy Metal Fill

Effects of mode conversion on parasitic coupling in high-speed VLSI circuits

Similar Documents

Interconnect mode conversion in high-speed VLSI circuits

Interconnect mode conversion in high-speed vlsi circuits.

Techniques to reduce mode conversion phenomena in high-speed on chip interconnects

Capacitive coupling noise in high-speed VLSI circuits

Signal integrity optimization on the pad assignment for high-speed VLSI design

Analytical crosstalk model with inductive coupling in VLSI interconnects

Analysis and reduction of capacitive coupling noise in high-speed VLSI circuits

Crosstalk estimation in deep sub-micron VLSI

Noise Suppression in VLSI Circuits Using Dummy Metal Fill

Effects of mode conversion on parasitic coupling in high-speed VLSI circuits