NDLI: Force-directed performance-driven placement algorithm for FPGAs

Content Provider	IEEE Xplore Digital Library
Author	Hao Li Wai-Kei Mak Katkoori, S.
Copyright Year	2004
Description	Author affiliation: Dept. of Comput. Sci. & Eng., South Florida Univ., Tampa, FL, USA (Hao Li; Wai-Kei Mak; Katkoori, S.)
Abstract	We propose a net-based force-directed performance-driven placement algorithm for hierarchical FPGAs. The input netlist is first transformed into a net dependency graph. Then we partition this graph into clusters and a net-cluster level floorplan is derived by simulated annealing. Force-directed net placement is performed to generate a coarse net-level placement. Next, a force-directed logic cell placement is computed iteratively. Finally, we assign I/O pins using a modified Munkres' algorithm. The main contribution of our work is that we apply force-directed method in hierarchical FPGAs to improve delay as compared to Xilinx tools. We improve the post-layout delay and average connection delay by an average of 10.2% and 19.3% respectively over a set of MCNC combinational benchmark. We also improve the maximum clock frequency by an average of 20.7% over a set of MCNC sequential circuits.
Sponsorship	IEEE Comput. Soc. Center for Advanced Comput. Studies Univ. of Louisiana at Lafayette
Starting Page	193
Ending Page	198
File Size	655365
Page Count	6
File Format	PDF
ISBN	0769520979
DOI	10.1109/ISVLSI.2004.1339529
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-02-19
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Field programmable gate arrays Clustering algorithms Partitioning algorithms Delay Computational modeling Simulated annealing Logic Pins Iterative algorithms Clocks
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Placement for modern FPGAs

Fast placement for large-scale hierarchical FPGAs

A Congestion Driven Placement Algorithm for FPGA Synthesis

Adaptive delay estimation for partitioning-driven PLD placement

Faster Placer for Island-Style FPGAs

A Hierarchy-driven Fpga Partitioning method

FPGA partitioning for critical paths

Channel architecture optimization for performance and routability of row-based FPGAs

QPF: efficient quadratic placement for FPGAs

Force-directed performance-driven placement algorithm for FPGAs

Similar Documents

Placement for modern FPGAs

Fast placement for large-scale hierarchical FPGAs

A Congestion Driven Placement Algorithm for FPGA Synthesis

Adaptive delay estimation for partitioning-driven PLD placement

Faster Placer for Island-Style FPGAs

A Hierarchy-driven Fpga Partitioning method

FPGA partitioning for critical paths

Channel architecture optimization for performance and routability of row-based FPGAs

QPF: efficient quadratic placement for FPGAs

Force-directed performance-driven placement algorithm for FPGAs