NDLI: Design of parameterizable error-propagating space compactors for response observation

Content Provider	IEEE Xplore Digital Library
Author	Morosov, A. Chakrabarty, K. Gossel, M. Bhattacharya, B.
Copyright Year	2001
Description	Author affiliation: Dept. of Comput. Sci., Potsdam Univ., Germany (Morosov, A.)
Abstract	We present an efficient space compaction method which propagates all realistic errors that can appear at the outputs of a circuit under test in response to a precomputed test set. Since the proposed method does not rely on structural information of the circuit under test, it can be readily applied to intellectual property (IP) cores. Space compaction of test responses for IP cores provides parallel access to their functional outputs and reduces testing time. A /spl delta/-bounded-weight error model is combined with a /spl delta/-response graph model to generate the logic specification for the compactor via graph coloring. Moreover, a carefully-chosen subset of inputs of the circuit under test allows error propagation to be achieved using an arbitrarily small number of compactor outputs. The error-bound variable /spl delta/ parametrizes the space compactor, and the synthesis approach can be used to design several space compactors for the same circuit under test by simply varying /spl delta/. We illustrate the proposed method by presenting experimental results on compactor synthesis for several large ISCAS benchmark circuits.
Sponsorship	IEEE Comput. Soc. Test Technol. Tech. Council
Starting Page	48
Ending Page	53
File Size	612321
Page Count	6
File Format	PDF
ISBN	0769511228
DOI	10.1109/VTS.2001.923417
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2001-04-29
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Circuit testing Compaction Circuit faults Computer errors Computer science Circuit synthesis System testing Intellectual property Logic Benchmark testing
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Design of Parameterizable Error-Propagating Space Compactors for Response Observation (2001)

Space compaction of test responses for IP cores using orthogonal transmission functions

Synthesis of zero-aliasing elementary-tree space compactors

Synthesis of single-output space compactors with application to scan-based IP cores

Robust space compaction of test responses

Synthesis of single-output space compactors for scan-based sequential circuits

Spectral methods for logic design and testability

Design of optimal linear space compactors for built-in self test

Zero-aliasing space compaction using linear compactors with bounded overhead

Design of parameterizable error-propagating space compactors for response observation

Similar Documents

Design of Parameterizable Error-Propagating Space Compactors for Response Observation (2001)

Space compaction of test responses for IP cores using orthogonal transmission functions

Synthesis of zero-aliasing elementary-tree space compactors

Synthesis of single-output space compactors with application to scan-based IP cores

Robust space compaction of test responses

Synthesis of single-output space compactors for scan-based sequential circuits

Spectral methods for logic design and testability

Design of optimal linear space compactors for built-in self test

Zero-aliasing space compaction using linear compactors with bounded overhead

Design of parameterizable error-propagating space compactors for response observation