NDLI: System level power-performance trade-offs in embedded systems using voltage and frequency scaling of off-chip buses and memory

Content Provider	IEEE Xplore Digital Library
Author	Puttaswamy, K. Kyu-Won Choi Jun Cheol Park Mooney III, V.J. Chatterjee, A. Ellervee, P.
Copyright Year	2002
Description	Author affiliation: Center for Res. in Embedded Syst. & Technol., Georgia Inst. of Technol., Atlanta, GA, USA (Puttaswamy, K.)
Abstract	In embedded systems, off-chip buses and memory (i.e., L2 memory as opposed to the L1 memory which is usually on-chip cache) consume significant power often more than the processor itself. In this paper for the case of an embedded system with one processor chip and one memory chip, we propose frequency and voltage scaling of the off-chip buses and the memory chip and use a known micro-architectural enhancement called a store buffer to reduce the resulting impact on execution time. Our benchmarks show a system (processor + off-chip bus + off-chip memory) power savings of 28% to 36%, an energy savings of 13% to 35%, all while increasing the execution time in the range of 1% to 29%. Previous work in power-aware computing has focused on frequency and voltage scaling of the processors or selective power-down of sub-sets of off-chip memory chips. This paper quantitatively explores voltage/frequency scaling of off-chip buses and memory as a means of trading off performance for power/energy at the system level in embedded systems.
Sponsorship	ACM SIGDA IEEE Comput. Soc
Starting Page	225
Ending Page	230
File Size	488596
Page Count	6
File Format	PDF
ISBN	1581135769
DOI	10.1145/581199.581249
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2002-10-02
Publisher Place	Japan
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Embedded system Frequency Batteries Buffer storage Dynamic voltage scaling Permission Energy dissipation Embedded computing System-on-a-chip Design optimization
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

System level power-performance trade-offs in embedded systems using voltage and frequency scaling of off-chip buses and memory

System level power-performance trade-offs in embedded systems using voltage and frequency scaling of off-chip buses and memory (2002)

System Level Power-Performance Trade-Offs in Embedded Systems Using Voltage and Frequency Scaling of Off-Chip Buses and Memory (2002)

Combining Data Remapping and Voltage/Frequency Scaling of Second Level Memory for Energy Reduction in Embedded Systems (2002)

Dynamic voltage scaling of flash memory storage systems for low-power real-time embedded systems

An Improved Approach to Tag Reduction on Low Power CMP with Trade-Off of Energy and Performance

System-Level Power Management Using Online Learning

Analysis of dynamic voltage/frequency scaling in chip-multiprocessors

Battery-aware dynamic voltage scaling in multiprocessor embedded system

System level power-performance trade-offs in embedded systems using voltage and frequency scaling of off-chip buses and memory

Similar Documents

System level power-performance trade-offs in embedded systems using voltage and frequency scaling of off-chip buses and memory

System level power-performance trade-offs in embedded systems using voltage and frequency scaling of off-chip buses and memory (2002)

System Level Power-Performance Trade-Offs in Embedded Systems Using Voltage and Frequency Scaling of Off-Chip Buses and Memory (2002)

Combining Data Remapping and Voltage/Frequency Scaling of Second Level Memory for Energy Reduction in Embedded Systems (2002)

Dynamic voltage scaling of flash memory storage systems for low-power real-time embedded systems

An Improved Approach to Tag Reduction on Low Power CMP with Trade-Off of Energy and Performance

System-Level Power Management Using Online Learning

Analysis of dynamic voltage/frequency scaling in chip-multiprocessors

Battery-aware dynamic voltage scaling in multiprocessor embedded system

System level power-performance trade-offs in embedded systems using voltage and frequency scaling of off-chip buses and memory