NDLI: Complexity reduced turbo decoding with concatenated detection codes

Content Provider	IEEE Xplore Digital Library
Author	Lei Cao Daigle, J. Chang Wen Chen Matalgah, M.
Copyright Year	2004
Description	Author affiliation: Dept. of EE, Univ. of Mississippi, University, MS, USA (Lei Cao; Daigle, J.)
Abstract	In this paper, we present a complexity reduced turbo decoding method by using concatenated error detection codes with the turbo codes. First, a large data frame for turbo encoding is divided into multiple small packets followed by cyclic redundancy check (CRC) parity bits. The essential idea is to fully utilize the interim CRC detection results inside the turbo decoding. Trellis constraints are exploited to redesign the turbo decoding algorithms so that a large reduction in computational complexity, as well as an excellent decoding performance, can be achieved. Experimental results over the constrained log-MAP algorithm is provided. However, the idea proposed in the research is generic to any trellis-related decoding algorithms when the decoder has the knowledge that some of bits have been correctly decoded. Furthermore, the error localization feature provided by this method is also important to applications such as source data post-processing and hybrid-ARQ.
Starting Page	678
Ending Page	681
File Size	244001
Page Count	4
File Format	PDF
ISBN	0780379543
ISSN	10903038
DOI	10.1109/VETECF.2003.1285104
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2003-10-06
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Concatenated codes Cyclic redundancy check Turbo codes Iterative decoding Maximum a posteriori estimation Error correction codes Telephony Computational complexity Standards organizations Error correction
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in