NDLI: PMOS Dynamic RAM Reliability = A Case Study

Content Provider	IEEE Xplore Digital Library
Author	Green, C. W.
Copyright Year	1979
Description	Author affiliation: Bell Telephone Laboratories, Incorporated, Allentown, Pennsylvania 18103. (215) 439-7345 (Green, C. W.)
Abstract	This paper summarizes the history of 21,504 beam-leaded, aluminum metal PMOS 1K dynamic RAM chips through 20,000 hours in a typical telephone central office application, and predicts subsequent failure rates by extrapolation from distribution models fit to the failure data. The memory chips were processed using essentially standard PMOS silicon gate, aluminum metal technology, but with Ti-Pt-Au beam leads applied for packaging in a 22-pin, 4-chip, ceramic substrate DIP. Major failure mechanisms exhibited by the 47 chips failing during the 20,000-hour field study included gate oxide shorts, hot-electron charging of gates left floating by missing contact windows (unique to the process used for these particular devices) and parasitic MOS transistors due to thinned field dielectric. Other failures were due to various anomolous defects. Characteristics of the failure mechanisms are discussed in some detail. Failure rates beyond the 20,000-hour point are predicted by fitting several distribution models to the data. The lognormal, logarithmic extreme value and Weibull distributions all fit the data quite well, particularly when the estimate of faulty subpopulation size for each failure mechanism is optimized. Treating the failure mechanisms independently results in prediction of lower long-term failure rates than similar treatment of all failures combined. Cumulative chip failure rate through 20,000 hours was 110 FITs, and the average failure rate between 10,000 and 20,000 hours was 37 FITs. Instantaneous failure rate is projected to be less than 10 FITs after five years of field operation.
Starting Page	213
Ending Page	219
File Size	8515455
Page Count	7
File Format	PDF
ISSN	07350791
DOI	10.1109/IRPS.1979.362896
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1979-04-24
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	DRAM chips Failure analysis Aluminum Predictive models Dielectric substrates History Telephony Central office Extrapolation Random access memory
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A 64Kb MOS dynamic RAM

Soft error improvement of dynamic RAM with Hi-C structure

A new dynamic RAM cell for VLSI memories

High Performance Dynamic RAM Using Double Aluminum Layer

An N-Well CMOS RAM for High Density Dynamic Memory

Array noise analysis for high-density dynamic RAM design

The buried-source VMOS dynamic RAM device

256K dynamic random access memory

Realization of a 65K dynamic RAM device making exclusive use of VMOS transistors

PMOS Dynamic RAM Reliability = A Case Study

Similar Documents

A 64Kb MOS dynamic RAM

Soft error improvement of dynamic RAM with Hi-C structure

A new dynamic RAM cell for VLSI memories

High Performance Dynamic RAM Using Double Aluminum Layer

An N-Well CMOS RAM for High Density Dynamic Memory

Array noise analysis for high-density dynamic RAM design

The buried-source VMOS dynamic RAM device

256K dynamic random access memory

Realization of a 65K dynamic RAM device making exclusive use of VMOS transistors

PMOS Dynamic RAM Reliability = A Case Study