NDLI: Precise Multi-level Inclusive Cache Analysis for WCET Estimation

Content Provider	IEEE Xplore Digital Library
Author	Zhenkai Zhang Koutsoukos, X.
Copyright Year	2015
Description	Author affiliation: Inst. for Software Integrated Syst., Vanderbilt Univ., Nashville, TN, USA (Zhenkai Zhang; Koutsoukos, X.)
Abstract	Multi-level inclusive caches are often used in multi-core processors to simplify the design of cache coherence protocol. However, the use of such cache hierarchies poses great challenges to tight worst-case execution time (WCET) estimation due to the possible invalidation behavior. Traditionally, multi-level inclusive caches are analyzed in a level-by-level manner, and at each level three analyses (i.e. must, may, and persistence) are performed separately. At a particular level, conservative decisions need to be made when the behaviors of other levels are not available, which hurts analysis precision. In this paper, we propose an approach which analyzes a multi-level inclusive cache by integrating the three analyses for all levels together. The approach is based on the abstract interpretation of a concrete operational semantics defined for multi-level inclusive caches. We evaluate the proposed approach and also compare it with two state-of-the-art approaches. From the experimental results, we can observe the proposed approach can significantly improve the analysis precision under relatively small cache size configurations.
Starting Page	350
Ending Page	360
File Size	306857
Page Count	11
File Format	PDF
ISBN	9781467395076
ISSN	10528725
DOI	10.1109/RTSS.2015.40
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-12-01
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Estimation Multicore processing Real-time systems Program processors Concrete Semantics Coherence
Content Type	Text
Resource Type	Article
Subject	Computer Networks and Communications Hardware and Architecture Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Using Bypass to Tighten WCET Estimates for Multi-Core Processors with Shared Instruction Caches

A More Precise Abstract Domain for Multi-level Caches for Tighter WCET Analysis

Cache-Aware Compositional Analysis of Real-Time Multicore Virtualization Platforms

WCET Analysis of Multi-level Non-inclusive Set-Associative Instruction Caches

Precise Multi-Level Inclusive Cache Analysis for WCET Estimation

Optimizing Tunable WCET with Shared Resource Allocation and Arbitration in Hard Real-Time Multicore Systems

Timing Analysis of Concurrent Programs Running on Shared Cache Multi-Cores

Top-Down and Bottom-Up Multi-Level Cache Analysis for WCET Estimation

An Isolation Scheduling Model for Multicores

Precise Multi-level Inclusive Cache Analysis for WCET Estimation

Similar Documents

Using Bypass to Tighten WCET Estimates for Multi-Core Processors with Shared Instruction Caches

A More Precise Abstract Domain for Multi-level Caches for Tighter WCET Analysis

Cache-Aware Compositional Analysis of Real-Time Multicore Virtualization Platforms

WCET Analysis of Multi-level Non-inclusive Set-Associative Instruction Caches

Precise Multi-Level Inclusive Cache Analysis for WCET Estimation

Optimizing Tunable WCET with Shared Resource Allocation and Arbitration in Hard Real-Time Multicore Systems

Timing Analysis of Concurrent Programs Running on Shared Cache Multi-Cores

Top-Down and Bottom-Up Multi-Level Cache Analysis for WCET Estimation

An Isolation Scheduling Model for Multicores

Precise Multi-level Inclusive Cache Analysis for WCET Estimation