NDLI: EMI Reduction Method for a Single-Phase PWM Inverter by Suppressing Common-Mode Currents with Complementary Switching

Content Provider	IEEE Xplore Digital Library
Author	Kato, T. Inoue, K. Akimasa, K.
Copyright Year	2006
Description	Author affiliation: Dept. of Electr. Eng., Doshisha Univ., Kyoto (Kato, T.; Inoue, K.; Akimasa, K.)
Abstract	With advancement of recent high-speed switching devices, PWM inverters are operated in high frequencies and often generate EMI noises due to common-mode leakage currents. There are mainly two types of leakage currents. One is inverter leakage currents due to parasitic capacitances between switching devices and heat sinks. The other is load leakage currents due to parasitic capacitances between the load and the earth. This paper proposes an elimination method which is effective both to the leakage currents in a single-phase full-bridge PWM inverter. The principle is so simple that the inverter is operated only complementarily between two arms. This eliminates neutral voltage drifts of the load by keeping the common-mode voltage zero. Furthermore parasitic capacitor currents circulate only inside the inverter body because the switching times are synchronous between the two arms. This is valid even when there are dead-times in arm switching. These effects are validated through simulation by Saber and experiment by a DSP-based system with switching frequency of 10 kHz
Sponsorship	China Electrotechnical Soc. IEEE Power Electron. Soc
Starting Page	1
Ending Page	5
File Size	5154575
Page Count	5
File Format	PDF
ISBN	1424404487
DOI	10.1109/IPEMC.2006.4778272
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-08-14
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Electromagnetic interference Pulse width modulation inverters Leakage current Parasitic capacitance Arm Voltage Frequency Noise generators Heat sinks Earth Common-Mode Voltage EMI PWM Inverter High-Frequency Leakage Current
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Near State PWM Method With Reduced Switching Frequency And Reduced Common Mode Voltage For Three-Phase Voltage Source Inverters

Investigation of common-mode voltages of PWM inverter with a small capacity auxiliary inverter

Suppressing common-mode conducted EMI generated by PWM drive systems using a dual-bridge inverter

Dead-time effect and its compensation in common-mode voltage elimination of PWM inverter with auxiliary inverter

A New Carrier-Based PWM for the Reduction of Common Mode Currents Applied to Neutral-Point-Clamped Inverters

Reduction of common mode currents generated by three-level inverters with consideration of motor overvoltages

Attenuation of Conducted EMI Emissions From an Inverter-Driven Motor

A novel PWM scheme to eliminate common-mode voltage in three-level voltage source inverter

Reduction of Common Mode EMI in a PWM Inverter through Fine-Tuning Gating Signals

EMI Reduction Method for a Single-Phase PWM Inverter by Suppressing Common-Mode Currents with Complementary Switching

Similar Documents

A Near State PWM Method With Reduced Switching Frequency And Reduced Common Mode Voltage For Three-Phase Voltage Source Inverters

Investigation of common-mode voltages of PWM inverter with a small capacity auxiliary inverter

Suppressing common-mode conducted EMI generated by PWM drive systems using a dual-bridge inverter

Dead-time effect and its compensation in common-mode voltage elimination of PWM inverter with auxiliary inverter

A New Carrier-Based PWM for the Reduction of Common Mode Currents Applied to Neutral-Point-Clamped Inverters

Reduction of common mode currents generated by three-level inverters with consideration of motor overvoltages

Attenuation of Conducted EMI Emissions From an Inverter-Driven Motor

A novel PWM scheme to eliminate common-mode voltage in three-level voltage source inverter

Reduction of Common Mode EMI in a PWM Inverter through Fine-Tuning Gating Signals

EMI Reduction Method for a Single-Phase PWM Inverter by Suppressing Common-Mode Currents with Complementary Switching