NDLI: A transistor-based high-order analog predistorter with memory correction for WCDMA applications

Content Provider	IEEE Xplore Digital Library
Author	Yong-Sub Lee Mun-Woo Lee Sang-Ho Kam Yoon-Ha Jeong
Copyright Year	2010
Description	Author affiliation: Department of Electronic and Electrical Engineering, Pohang University of Science and Technology, Pohang, Gyungbuk, 790-784, Republic of Korea (Yong-Sub Lee; Mun-Woo Lee; Sang-Ho Kam; Yoon-Ha Jeong)
Abstract	A transistor-based high-order analog predistorter (APD) with memory correction for wide-band code division multiple access (WCDMA) applications is reported. The transistor-based third-order intermodulation (IM3) generator employs the nonlinearity of the low-power gain amplifier with a low VCC. The diode-based fifth-order intermodulation (IM5) generator uses the nonlinearity of the anti-parallel connected Schottky diodes. Therefore, the proposed APD with various delay differences on each nonlinear paths cancels the IM3s and IM5s by compensating for memory effects of the power amplifier (PA), respectively. For the validations, the proposed APD is constructed with 90-W class-AB PA and tested using a two-tone signal with 2-MHz tone spacing and a three-carrier WCDMA signal at 2.14 GHz. Form the measured results, the proposed fifthorder APD shows the significant IM3 and IM5 cancellation and the notable adjacent channel leakage ratio improvement.
Starting Page	136
Ending Page	139
File Size	299396
Page Count	4
File Format	PDF
ISBN	9781424447251
DOI	10.1109/RWS.2010.5434119
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-01-10
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Multiaccess communication Linearity Schottky diodes Power amplifiers Wideband Delay effects Testing Delay lines OFDM modulation Broadband amplifiers WCDMA Analog predistorter (APD) delay lines memory effect power amplifiers
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in