NDLI: Performance evaluation of on-line transformer winding short circuit fault detection based on instantaneous voltage and current measurements

Content Provider	IEEE Xplore Digital Library
Author	Masoum, A.S. Hashemnia, N. Abu-Siada, A. Masoum, M.A.S. Islam, S.M.
Copyright Year	2014
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Curtin Univ., Perth, WA, Australia (Masoum, A.S.; Hashemnia, N.; Abu-Siada, A.; Masoum, M.A.S.; Islam, S.M.)
Abstract	This paper investigates the performance of a recently proposed on-line transformer winding short circuit fault detection approach through detailed nonlinear three-dimensional finite element modelling of windings, magnetic core and transformer tank. The technique considers correlation of instantaneous input and output voltage difference Δ $V=(v_{1}(t)-v_{2}(t))$ and instantaneous input current I=i(t) at the power frequency as a fingerprint of the transformer. The on-line measured ΔV-I locus of healthy and faulty transformer are compared to detect the internal fault. A detailed three-dimensional finite element transformer models based on the physical dimensions, parameters and magnetic core characteristics are developed and used to emulate internal winding short circuit faults and calculate the corresponding transformer ΔV-I locus. Detailed simulations and some laboratory measurements are performed and analysed to investigate the impact of winding short circuit faults on the on-line transformer ΔV-I locus.
Starting Page	1
Ending Page	5
File Size	1881265
Page Count	5
File Format	PDF
ISBN	9781479964154
DOI	10.1109/PESGM.2014.6939438
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-07-27
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Windings Circuit faults Power transformer insulation Integrated circuit modeling Current measurement Educational institutions FRA and finite-element Transformer winding short circuit on-line fault detection
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in