NDLI: Efficient and scalable cache coherence schemes for shared memory hypercube multiprocessors

Content Provider	IEEE Xplore Digital Library
Author	Kumar, A. Mannava, P.K. Bhuyan, L.N.
Copyright Year	1994
Description	Author affiliation: Dept. of Comput. Sci., Texas A&M Univ., College Station, TX, USA (Kumar, A.; Mannava, P.K.; Bhuyan, L.N.)
Abstract	Large scale shared memory multiprocessors use a directory based cache coherence scheme. The basic directory scheme, called full-map, is efficient but has a large memory overhead. Therefore, limited directory schemes have been proposed which limit the number of pointers in the directories. These schemes tradeoff smaller memory overhead for larger memory access latencies. We propose a new limited directory scheme, which achieves lower memory overhead as well as smaller memory access latencies. The scheme uses ring embedding in a hypercube in conjunction with wormhole routing to reduce the invalidation delays. The proposed scheme performs as good as full-map for smaller degree of sharing and performs better than full-map for larger degree of sharing.
Starting Page	498
Ending Page	507
File Size	1047085
Page Count	10
File Format	PDF
ISBN	0818666056
DOI	10.1109/SUPERC.1994.344313
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1994-11-14
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Hypercubes Delay Routing Protocols Multiprocessor interconnection networks Cache memory Scalability Computer science Large-scale systems Buildings
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A scalable cache coherent architecture for large-scale mesh-connected multiprocessors

Cache coherent shared memory hypercube multiprocessors

A Distributed Cache Coherence Protocol for Hypercube Multiprocessors

A Novel Approach to the Design of Scalable Shared-Memory Multiprocessors

Efficient and scalable cache coherence schemes for shared memory hypercube multiprocessors

An efficient single copy cache coherence protocol for multiprocessors with multistage interconnection networks

Hardware approaches to cache coherence in shared-memory multiprocessors. 2

An adaptive cache coherence scheme for hierarchical shared-memory multiprocessors

A new scalable directory architecture for large-scale multiprocessors

Efficient and scalable cache coherence schemes for shared memory hypercube multiprocessors

Similar Documents

A scalable cache coherent architecture for large-scale mesh-connected multiprocessors

Cache coherent shared memory hypercube multiprocessors

A Distributed Cache Coherence Protocol for Hypercube Multiprocessors

A Novel Approach to the Design of Scalable Shared-Memory Multiprocessors

Efficient and scalable cache coherence schemes for shared memory hypercube multiprocessors

An efficient single copy cache coherence protocol for multiprocessors with multistage interconnection networks

Hardware approaches to cache coherence in shared-memory multiprocessors. 2

An adaptive cache coherence scheme for hierarchical shared-memory multiprocessors

A new scalable directory architecture for large-scale multiprocessors

Efficient and scalable cache coherence schemes for shared memory hypercube multiprocessors