NDLI: Powerful LDPC Codes for Broadband Wireless Networks: High-performance Code Construction and High-speed Encoder/Decoder Design

Content Provider	IEEE Xplore Digital Library
Author	Zhiyong He Roy, S. Fortier, P.
Copyright Year	2007
Description	Author affiliation: Laval Univ., Quebec (Zhiyong He; Roy, S.; Fortier, P.)
Abstract	This paper discusses high-performance code construction and high-speed encoder and decoder designs for low density parity check (LDPC) codes. Thanks to their nice structures, LDPC codes constructed from shifted identity matrices have been emphasized. Several techniques in code constructions have been proposed to lower the bit error floor down to $10^{-10}.$ Characterized by a parity check matrix in a triangular plus dual-diagonal form, these structured LDPC codes can be encoded in linear time using a layered encoding algorithm. To increase the throughput of decoders, a joint row-column decoding algorithm has been proposed and parallel decoding architectures have been used. The implementation results into field programmable gate array (FPGA) devices indicate that the encoder for these high-performance LDPC codes attains a throughput of up to 115 Gbits/sec and the decoder attains a throughput of up to 1 Gbits/sec. The proposed codes are suitable for high-speed and high-performance applications which demand relatively low error floor, including application in broadband wireless networks.
Starting Page	173
Ending Page	176
File Size	325616
Page Count	4
File Format	PDF
ISBN	1424414482
DOI	10.1109/ISSSE.2007.4294441
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-07-30
Publisher Place	Canada
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Parity check codes Wireless networks Floors Iterative decoding Code standards Bit error rate Encoding Throughput Field programmable gate arrays Digital video broadcasting
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Design and Implementation for High Speed LDPC Decoder with Layered Decoding

Encoder architecture with throughput over 10 Gbit/sec for quasi-cyclic LDPC codes

A high throughput configurable parallel encoder architecture for Quasi-Cyclic Low-Density Parity-Check Codes

Multi-Gbps FPGA-Based Low Density Parity Check (LDPC) Decoder Design

An FPGA implementation of LDPC simulation platform

High Throughput, Parallel, Scalable LDPC Encoder/Decoder Architecture for OFDM Systems

High-speed design of adaptive LDPC codes for wireless networks

Configurable, High Throughput, Irregular LDPC Decoder Architecture: Tradeoff Analysis and Implementation

High throughput encoder architecture for DVB-S2 LDPC-IRA codes

Powerful LDPC Codes for Broadband Wireless Networks: High-performance Code Construction and High-speed Encoder/Decoder Design

Similar Documents

Design and Implementation for High Speed LDPC Decoder with Layered Decoding

Encoder architecture with throughput over 10 Gbit/sec for quasi-cyclic LDPC codes

A high throughput configurable parallel encoder architecture for Quasi-Cyclic Low-Density Parity-Check Codes

Multi-Gbps FPGA-Based Low Density Parity Check (LDPC) Decoder Design

An FPGA implementation of LDPC simulation platform

High Throughput, Parallel, Scalable LDPC Encoder/Decoder Architecture for OFDM Systems

High-speed design of adaptive LDPC codes for wireless networks

Configurable, High Throughput, Irregular LDPC Decoder Architecture: Tradeoff Analysis and Implementation

High throughput encoder architecture for DVB-S2 LDPC-IRA codes

Powerful LDPC Codes for Broadband Wireless Networks: High-performance Code Construction and High-speed Encoder/Decoder Design