NDLI: A flexible and overlapped QC-LDPC decoder

Content Provider	IEEE Xplore Digital Library
Author	Malema, G.
Copyright Year	2008
Description	Author affiliation: Dept. of Comput. Sci., Univ. of Botswana, Gaborone (Malema, G.)
Abstract	There are many low-density parity-check (LDPC) decoder architectures in the literature most of which are based on structured codes. Besides been specific to a particular class of codes, suggested architectures are limited in scalability. The major challenge in decoder design and implementation is the consideration of several strongly interrelated factors. These factors affect decoder computation and communication complexity, and error-correcting performance. In this paper we present a low-complexity, flexible and scalable LDPC decoder architecture for quasi-cyclic codes that supports multiple code designs (size, weights, rates, regular and irregular). The architecture is a result of a combination of flexible code construction and computation overlapping techniques. The architecture is based on overlapping techniques that allow sequential processing of check and variable nodes. The overlapping techniques lead to a low-complexity decoder interconnect compared to the existing techniques as they allow serial processing of code sub-matrices as compared to parallel processing of all sub-matrices in the existing overlapping technique. Although the architecture is based on quasi-cyclic codes, it can also be applied to random or other structured codes making it the most flexible, scalable and high-throughput partly-parallel LDPC decoder architecture.
Starting Page	1739
Ending Page	1743
File Size	119843
Page Count	5
File Format	PDF
ISBN	9781424421787
DOI	10.1109/ICOSP.2008.4697474
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-10-26
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Computer architecture Parity check codes Scalability Hardware Complexity theory Throughput Error correction codes Iterative decoding Computer science Parallel processing
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Low-complexity entirely-overlapped parallel decoder architecture for quasi-cyclic LDPC codes

Partly Parallel Overlapped Sum-Product Decoder Architectures for Quasi-Cyclic LDPC Codes

A Memory Efficient Partially Parallel Decoder Architecture for Quasi-Cyclic LDPC Codes

Low power decoder design for QC-LDPC codes

Area-efficient parallel decoder architecture for high rate QC-LDPC codes

High-Throughput Layered LDPC Decoding Architecture

A layered QC-LDPC decoder architecture for high speed communication system

A Memory Efficient Partially Parallel Decoder Architecture for QC-LDPC Codes

Scaleable check node centric architecture for LDPC decoder

A flexible and overlapped QC-LDPC decoder

Similar Documents

Low-complexity entirely-overlapped parallel decoder architecture for quasi-cyclic LDPC codes

Partly Parallel Overlapped Sum-Product Decoder Architectures for Quasi-Cyclic LDPC Codes

A Memory Efficient Partially Parallel Decoder Architecture for Quasi-Cyclic LDPC Codes

Low power decoder design for QC-LDPC codes

Area-efficient parallel decoder architecture for high rate QC-LDPC codes

High-Throughput Layered LDPC Decoding Architecture

A layered QC-LDPC decoder architecture for high speed communication system

A Memory Efficient Partially Parallel Decoder Architecture for QC-LDPC Codes

Scaleable check node centric architecture for LDPC decoder

A flexible and overlapped QC-LDPC decoder