NDLI: Analysis of a power bipolar-mode JFET device by two-dimensional numerical simulation

Content Provider	IEEE Xplore Digital Library
Author	Spirito, P. Strollo, A.G.M. Caruso, A.
Copyright Year	1990
Description	Author affiliation: Dept. of Electron. Eng., Naples Univ., Italy (Spirito, P.; Strollo, A.G.M.; Caruso, A.)
Abstract	The on-state and off-state behavior of a bipolar mode JFET device is analyzed by using a detailed 2-D numerical simulation. The numerical results show that the device has basically two modes of operation, namely a unipolar mode of operation when the gate bias is less than 0.4 V and a bipolar mode of operation when gate voltage allows a significant injection of minority carrier into the channel. The analysis clearly shows the role played by the conductivity modulation in changing the shape of the I-V curve from the triode-like shape to the transistorlike one, as well as the influence of the most significant structure parameters on the electrical performance of the device. The transition between the unipolar mode of operation and the bipolar one is governed by the minority carrier concentration in the channel, and this transition is also responsible for the change in shape of the output I-V curves. All the relevant features of the I-V curves belonging to the unipolar and the bipolar regimes are observed and explained in the numerical analysis, in particular, the transition between the exponential and linear drain voltage dependence of the current in the unipolar operation and the very low on-resistance below the knee in the bipolar operation.
Starting Page	138
Ending Page	146
File Size	586912
Page Count	9
File Format	PDF
DOI	10.1109/PESC.1990.131182
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1990-01-01
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Numerical simulation Shape FETs Current density Analytical models Power engineering and energy Performance analysis Voltage Conductivity Logic devices
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Power bipolar-mode JFET (BMFET) versus BJT: a comparative analysis

Current enhancement by conductivity modulation in diamond JFETs for next generation low-loss power devices

The new two-dimensional electron gas base HBT (2DEG-HBT): two-dimensional numerical simulation

Two dimensional simulation of power devices with circuit boundary conditions

Scaled accumulation FETs for ultra-low power logic

Modelling the saturation region of power bipolar mode JFET for SPICE simulation

A latch-up immunized lateral trench-gate conductivity modulated power transistor

Bipolar circuit scaling

An Analytical Model for 4H-SiC Super-Junction Devices

Analysis of a power bipolar-mode JFET device by two-dimensional numerical simulation

Similar Documents

Power bipolar-mode JFET (BMFET) versus BJT: a comparative analysis

Current enhancement by conductivity modulation in diamond JFETs for next generation low-loss power devices

The new two-dimensional electron gas base HBT (2DEG-HBT): two-dimensional numerical simulation

Two dimensional simulation of power devices with circuit boundary conditions

Scaled accumulation FETs for ultra-low power logic

Modelling the saturation region of power bipolar mode JFET for SPICE simulation

A latch-up immunized lateral trench-gate conductivity modulated power transistor

Bipolar circuit scaling

An Analytical Model for 4H-SiC Super-Junction Devices

Analysis of a power bipolar-mode JFET device by two-dimensional numerical simulation