NDLI: Effective WIP flow estimation for daily fab production target setting with consideration of variability

Content Provider	IEEE Xplore Digital Library
Author	Yu-Ting Kao Shi-Chung Chang Luh, P.B. Simon Wang Hsuan Chuang Chang, J.
Copyright Year	2010
Description	Author affiliation: National Taiwan University, Taiwan (Yu-Ting Kao; Shi-Chung Chang) \|\| University of Connecticut, USA (Luh, P.B.) \|\| Inotera Memories, Inc., USA (Simon Wang; Hsuan Chuang; Chang, J.)
Abstract	This paper presents two innovative designs for including operation variability into an existing wafer flow estimation scheme SOPEA for the purpose of daily fab production target setting by processing stage and by product. Two types of fab operation variability are considered: (i) the machine allocation variability of individual stages caused by dynamic allocation of machines to individual stages, and (ii) the workload variability caused by the compound effect of uncertain processing time, initial WIP distribution and wafer start of the day under given machine allocation. An ON/OFF model with parameters fit to empirical data is proposed to capture the wafer flow slow down by machine allocation variability. Probabilistic queueing analysis is then performed to compensate the workload variability. The two methods have also been integrated with the DTS system in a memory fab case. With the consideration of machine allocation variability, SOPEA overestimation is reduced by 25% and 6% in average closer to actual daily flow-ins than the empirical rules.
Starting Page	1
Ending Page	4
File Size	1243878
Page Count	4
File Format	PDF
ISBN	9781457703928
ISSN	1523553X
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-10-18
Publisher Place	Japan
Access Restriction	Subscribed
Rights Holder	ISSM
Subject Keyword	Lead Analytical models Approximation methods
Content Type	Text
Resource Type	Article
Subject	Industrial and Manufacturing Engineering Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Target setting with consideration of target-induced operation variability for performance improvement of semiconductor fabrication

Optimal wet-furnace machine allocation for daily fab production

Cost reduction using systematic target setting of the reference fab methodology

Advanced effective dispatching method for 300mm Twin-Phase Twin-Fab

Fluctuation Smoothing Production Control at IBM's 200mm Wafer Fabricator: Extensions, Application and the Multi-Flow Production Index (MFPx)

Techniques for analyzing cycle time variability in fab and probe

300 mm Productivity Detractors Mitigation Cost Analysis

Identification and Cost Estimation of WIP Bubbles in a Fab

300 mm fab automation technology options and selection criteria

Effective WIP flow estimation for daily fab production target setting with consideration of variability

Similar Documents

Target setting with consideration of target-induced operation variability for performance improvement of semiconductor fabrication

Optimal wet-furnace machine allocation for daily fab production

Cost reduction using systematic target setting of the reference fab methodology

Advanced effective dispatching method for 300mm Twin-Phase Twin-Fab

Fluctuation Smoothing Production Control at IBM's 200mm Wafer Fabricator: Extensions, Application and the Multi-Flow Production Index (MFPx)

Techniques for analyzing cycle time variability in fab and probe

300 mm Productivity Detractors Mitigation Cost Analysis

Identification and Cost Estimation of WIP Bubbles in a Fab

300 mm fab automation technology options and selection criteria

Effective WIP flow estimation for daily fab production target setting with consideration of variability