NDLI: CMOS RF Integrated Circuits: Past, Present and Future (Invited)

Content Provider	IEEE Xplore Digital Library
Author	Lee, Thomas H.
Copyright Year	1999
Description	Author affiliation: Stanford University (Lee, Thomas H.)
Abstract	CMOS RF ICs continue their transition from academic curiosities to practical devices. Recent milestones at the device- and building block-level include: Noise figures for single-ended LNAs of ~ldB in the low-GHz range; fully integrated oscillators with phase noise compliant with GSM specifications at under lOmW power consumption; 5GHz injection-locked frequency dividers with sub-mW power consumption and large (~30%) tuning range; MOSFET ring mixers with over lOdBm 11P3 and "zero" power consumption; shielded spiral and helical inductors with improved Q; accumulation-mode MOS varactors with Q-frequency products in excess of 100-200GHz and tuning ratios approaching 2:1; fixed lateral flux capacitors with still higher Q-f products; coplanar transmission lines with <0.3dB/mm attenuation at 50GHz; microwave-compatible ESD structures; and constant-gm biasing for process independence. These advances have combined to enable a single-chip GPS receiver in 0.5¿m to exhibit 2.8dB overall NF, 57dB SFDR at 115mW, and a 5GHz HIPERLAN receiver to exhibit 5dB NF at <45mW using a 0.25¿m technology. Scaling forces that are already firmly in place will continue to drive still greater improvements in performance.
Starting Page	12
Ending Page	19
File Size	819497
Page Count	8
File Format	PDF
DOI	10.1109/EUMA.1999.338329
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1999-10-05
Publisher Place	Germany
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Radio frequency CMOS integrated circuits Radiofrequency integrated circuits Energy consumption Tuning Noise measurement Noise figure Injection-locked oscillators Ring oscillators Phase noise
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A wide-band CMOS injection-locked frequency divider

High-frequency half-integral subharmonic locked ring-VCO-based scalable PLL in 90 nm CMOS

Low-phase-noise wide-frequency-range differential ring-VCO with non-integral subharmonic locking in 0.18 µm CMOS

Low-phase-noise wide-frequency-range differential ring-VCO with non-integral subharmonic locking in 0.18/μm CMOS

A 120µW fully-integrated BPSK receiver in 90nm CMOS

A 56-to-65GHz Injection-Locked Frequency Tripler with Quadrature Outputs in 90nm CMOS

A Low Phase Noise Quadrature VCO Using Symmetrical Tail Current-Shaping Technique

A low-phase-noise injection-locked differential ring-VCO with half-integral subharmonic locking in 0.18 µm CMOS

Low-phase-noise wide-frequency-range ring-VCO-based scalable PLL with subharmonic injection locking in 0.18 µm CMOS

CMOS RF Integrated Circuits: Past, Present and Future (Invited)

Similar Documents

A wide-band CMOS injection-locked frequency divider

High-frequency half-integral subharmonic locked ring-VCO-based scalable PLL in 90 nm CMOS

Low-phase-noise wide-frequency-range differential ring-VCO with non-integral subharmonic locking in 0.18 µm CMOS

Low-phase-noise wide-frequency-range differential ring-VCO with non-integral subharmonic locking in 0.18/μm CMOS

A 120µW fully-integrated BPSK receiver in 90nm CMOS

A 56-to-65GHz Injection-Locked Frequency Tripler with Quadrature Outputs in 90nm CMOS

A Low Phase Noise Quadrature VCO Using Symmetrical Tail Current-Shaping Technique

A low-phase-noise injection-locked differential ring-VCO with half-integral subharmonic locking in 0.18 µm CMOS

Low-phase-noise wide-frequency-range ring-VCO-based scalable PLL with subharmonic injection locking in 0.18 µm CMOS

CMOS RF Integrated Circuits: Past, Present and Future (Invited)