NDLI: Power Aware Framework for Dense Matrix Operations in Multimedia Processors

Content Provider	IEEE Xplore Digital Library
Author	Azeemi, N.Z.
Copyright Year	2005
Description	Author affiliation: Christian Doppler Lab. for Design Methodology of Signal Process. Algorithms, Univ. of Technol. Vienna (Azeemi, N.Z.)
Abstract	In this paper we analyze the use of decision tree grafting, blocking and loop unfolding to improve the performance of dense matrix computations on high performance multimedia processors. The analysis focuses on the practical aspects that can be observed when programming on present DSP processor with multilayered memory levels. The problem is studied on the Philips Nexperia processor. The experimental evaluation of the proposed approach results into better exploitation of functional units, memory hierarchy and highway usage of the target processor. The advantages of the proposed interactive code transformation approach are two-folds. First, effort in optimization is spent only when the program measurement (transformation cost) determines that the effort is necessary and potentially beneficial, and only on those portions of the program where the energy/cycle performance payoff appears to be high. Second, by concatenating subsequent energy/cycle profile-driven low level transformations for higher level manipulations, the system provides the programmer with a powerful toolset. The approach is illustrated using functional unit usage within a VLIW architecture for low power, which improves energy dissipation up to 34% and CPU performance up to 87% for an idct example
Starting Page	1
Ending Page	6
File Size	226192
Page Count	6
File Format	PDF
ISBN	0780394291
DOI	10.1109/INMIC.2005.334414
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-12-24
Publisher Place	Pakistan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Performance analysis Decision trees High performance computing Digital signal processing Road transportation Energy measurement Cost function Programming profession VLIW Energy dissipation
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Power Aware Framework for Dense Matrix Operations in Multimedia Processors

A rough programming approach to power-aware VLIW instruction scheduling for digital signal processors

High performance code generation for VLIW digital signal processors

A novel register organization for VLIW digital signal processors

A Rough Programming Approach to Power-Balanced Instruction Scheduling for VLIW Digital Signal Processors

PAC DSP Core and Application Processors

Power minimization derived from architectural-usage of VLIW processors

Trends in digital signal processors

Energy-effective design & implementation of an embedded VLIW DSP

Power Aware Framework for Dense Matrix Operations in Multimedia Processors

Similar Documents

Power Aware Framework for Dense Matrix Operations in Multimedia Processors

A rough programming approach to power-aware VLIW instruction scheduling for digital signal processors

High performance code generation for VLIW digital signal processors

A novel register organization for VLIW digital signal processors

A Rough Programming Approach to Power-Balanced Instruction Scheduling for VLIW Digital Signal Processors

PAC DSP Core and Application Processors

Power minimization derived from architectural-usage of VLIW processors

Trends in digital signal processors

Energy-effective design & implementation of an embedded VLIW DSP

Power Aware Framework for Dense Matrix Operations in Multimedia Processors