NDLI: Developing Jtrs/Sca Compliant Software for Specialized Hardware Processors

Content Provider	IEEE Xplore Digital Library
Author	Bicer, M. Hermeling, M.
Copyright Year	2006
Description	Author affiliation: Mercury Comput. Syst. Inc., Chelmsford, MA (Bicer, M.)
Abstract	The joint tactical radio system (JTRS) is a family of modular, multi-band, networked software defined radios that are built on an international open standard called the software communications architecture (SCA). The goal of the SCA is to enable waveform software portability so that waveforms can be developed once and used on multiple radio platforms. SCA uses the common object request broker architecture (CORBA) as the software bus to handle the interactions between waveform software components. The component portability specification allows for efficient communication. In their presentation integrating specialized hardware to JTRS/SCA software defined radios' at MILCOM 2005, the authors explained the CPS in detail. This year, they present a case study on an end-to-end waveform development on DSPs and FPGAs. The paper starts with the SCA model of a Reed Solomon block encoder-from which the source code for the component will be generated, compiled for two different hardware environments, and executed. The paper demonstrates the work flow and tool chain for CPS-based software development and analyzes the cost and benefits. The paper concludes with an enumeration of next steps required to further integrate signal processing tools into the development suite for specialized processor classes
Starting Page	1
Ending Page	5
File Size	5321952
Page Count	5
File Format	PDF
ISBN	142440617X
DOI	10.1109/MILCOM.2006.302279
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-10-23
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Hardware Software radio Computer architecture Communication standards Software standards Communication system software Digital signal processing Field programmable gate arrays Reed-Solomon codes Programming
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Integrating specialized hardware to JTRS/SCA software defined radios

Standard Interfaces for FPGA Components

Transaction Level Modelling of SCA Compliant Software Defined Radio Waveforms and Platforms PIM/PSM

JTRS/SCA and Custom/SDR Waveform Comparision

Dynamically programmable Reed Solomon processor with embedded Galois Field multiplier

Radio Processor - A New Reconfigurable Architecture for Software Defined Radio

Hardware/Software Co-design Applied to Reed-Solomon Decoding for the DMB Standard

Error control coding in software radios: an FPGA approach

The software defined radio: Fact and fiction

Developing Jtrs/Sca Compliant Software for Specialized Hardware Processors - A Case Study

Similar Documents

Integrating specialized hardware to JTRS/SCA software defined radios

Standard Interfaces for FPGA Components

Transaction Level Modelling of SCA Compliant Software Defined Radio Waveforms and Platforms PIM/PSM

JTRS/SCA and Custom/SDR Waveform Comparision

Dynamically programmable Reed Solomon processor with embedded Galois Field multiplier

Radio Processor - A New Reconfigurable Architecture for Software Defined Radio

Hardware/Software Co-design Applied to Reed-Solomon Decoding for the DMB Standard

Error control coding in software radios: an FPGA approach

The software defined radio: Fact and fiction

Developing Jtrs/Sca Compliant Software for Specialized Hardware Processors - A Case Study