NDLI: A single SiGe chip fractional-N 275 MHz - 20 GHz PLL with integrated 20 GHz VCO

Content Provider	IEEE Xplore Digital Library
Author	Follmann, R. Kother, D. Kohl, T. Engels, M. Podrebersek, T. Heyer, V. Schmalz, K. Herzel, F. Winkler, W. Osmany, S. Jagdhold, U.
Copyright Year	2008
Description	Author affiliation: IHP, D - 15236 Frankfurt/Oder, Germany (Schmalz, K.; Herzel, F.; Winkler, W.; Osmany, S.; Jagdhold, U.) \|\| IMST GmbH, D - 47475 Kamp-Lintfort, Germany (Follmann, R.; Kother, D.; Kohl, T.; Engels, M.; Podrebersek, T.) \|\| Kayser-Threde, D - 81379 München, Germany (Heyer, V.)
Abstract	Broad band satellite communication makes high demands on linear low phase noise signals. One example is HDTV. For this application converters are required (e.g. from 30 GHz to 20 GHz), which themselves require very low phase noise programmable synthesizers (LO). Most satellite companies today derive their 10 GHz LOs from multiplying a 100 MHz crystal oscillator again and again. Due to the arising sub-harmonics excessive filtering is required. Thus, today's satellite LOs are large and quite heavy in weight. In this paper we demonstrate a single chip SiGe integrated fractional-N PLL, which can either be used with the internal integrated VCO between 18.5 and 20.0 GHz or with any external VCO between 275 MHz...20 GHz. The LO presented fulfills the high demands on phase noise for satellite applications. Furthermore, first radiation hardness steps such as triple model redundancy have already been implemented.
Starting Page	355
Ending Page	358
File Size	10147850
Page Count	4
File Format	PDF
ISBN	9781424417803
ISSN	0149645X
DOI	10.1109/MWSYM.2008.4633176
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-06-15
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Phase noise Voltage-controlled oscillators Phase locked loops Silicon germanium Connectors Satellites Radiation detectors satellite applications downconverter VCO PLL synthesizer SiGe mixed signal CMOS
Content Type	Text
Resource Type	Article
Subject	Condensed Matter Physics Electrical and Electronic Engineering Radiation

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in