NDLI: Offset phase-locked loop analysis for millimeter-wave local oscillator source

Content Provider	IEEE Xplore Digital Library
Author	Kuo, Yue-Fang Chiong, Chau-Ching Hwang, Yuh-Jing
Copyright Year	2015
Description	Author affiliation: Academia Sinica Institute of Astronomy and Astrophysics (ASIAA) Taipei, Taiwan (Kuo, Yue-Fang; Chiong, Chau-Ching; Hwang, Yuh-Jing)
Abstract	Phase noise estimation of local oscillators using offset phase-locked loops (OPLL) scheme is one of the primary concerns of low-noise millimeter-wave heterodyne receiver design. In this letter, formulations for phase noise model of voltage controlled oscillator (VCO), external signal noise, mixer, and amplifier were derived. OPLLs for two different type of oscillators, one is a GaAs heterojunction bipolar transistor (HBT) single-varactor-tuning voltage-controlled oscillator and the other is a 13–17 GHz YIG-tuned FET oscillators, were characterized and measured to verify the formulation. The measured phase noise and the calculated results based on the derived linear model are well-matched each other, which indicates that the predicted model provides accurate estimation and fast calculation for the OPLL designs.
Starting Page	1
Ending Page	3
File Size	253770
Page Count	3
File Format	PDF
ISBN	9781479987658
e-ISBN	9781479987672
DOI	10.1109/APMC.2015.7413376
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-12-06
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Voltage-controlled oscillators Phase noise Estimation Mixers Heterojunction bipolar transistors Predictive models
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in