NDLI: Performance analysis of thread mappings with a holistic view of the hardware resources

Content Provider	IEEE Xplore Digital Library
Author	Wei Wang Dey, T. Mars, J. Lingjia Tang Davidson, J.W. Soffa, M.L.
Copyright Year	2012
Description	Author affiliation: Department of Computer Science, University of Virginia, Charlottesville, 22904, USA (Wei Wang; Dey, T.; Mars, J.; Lingjia Tang; Davidson, J.W.; Soffa, M.L.)
Abstract	With the shift to chip multiprocessors, managing shared resources has become a critical issue in realizing their full potential. Previous research has shown that thread mapping is a powerful tool for resource management. However, the difficulty of simultaneously managing multiple hardware resources and the varying nature of the workloads have impeded the efficiency of thread mapping algorithms. To overcome the difficulties of simultaneously managing multiple resources with thread mapping, the interaction between various microarchitectural resources and thread characteristics must be well understood. This paper presents an in-depth analysis of PARSEC benchmarks running under different thread mappings to investigate the interaction of various thread mappings with microarchitectural resources including, L1 I/D-caches, I/D TLBs, L2 caches, hardware prefetchers, off-chip memory interconnects, branch predictors, memory disambiguation units and the cores. For each resource, the analysis provides guidelines for how to improve its utilization when mapping threads with different characteristics. We also analyze how the relative importance of the resources varies depending on the workloads. Our experiments show that when only memory resources are considered, thread mapping improves an application's performance by as much as 14% over the default Linux scheduler. In contrast, when both memory and processor resources are considered the mapping algorithm achieves performance improvements by as much as 28%. Additionally, we demonstrate that thread mapping should consider L2 caches, prefetchers and off-chip memory interconnects as one resource, and we present a new metric called L2-misses-memory-latency-product (L2MP) for evaluating their aggregated performance impact.
Starting Page	156
Ending Page	167
File Size	526661
Page Count	12
File Format	PDF
ISBN	9781467311434
e-ISBN	9781467311465
e-ISBN	9781467311458
DOI	10.1109/ISPASS.2012.6189222
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-04-01
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Prefetching Benchmark testing Phasor measurement units Hardware Memory management Message systems
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Performance analysis of thread mappings with a holistic view of the hardware resources.

Multi-thread performance on a single thread in-memory database

PMU-guided Priority Adjustment to Guarantee Thread Performance on IBM POWER SMT Processor

Introducing Thread Criticality awareness in Prefetcher Aggressiveness Control

The effects of thread placement on the KSR1

Cross-layer dynamic prefetching allocation strategies for high-performance multicores

API for Performance Monitoring in Embedded Multicore Systems

Non-determinism and overcount on modern hardware performance counter implementations

Workload synthesis: Generating benchmark workloads from statistical execution profile

Performance analysis of thread mappings with a holistic view of the hardware resources

Similar Documents

Performance analysis of thread mappings with a holistic view of the hardware resources.

Multi-thread performance on a single thread in-memory database

PMU-guided Priority Adjustment to Guarantee Thread Performance on IBM POWER SMT Processor

Introducing Thread Criticality awareness in Prefetcher Aggressiveness Control

The effects of thread placement on the KSR1

Cross-layer dynamic prefetching allocation strategies for high-performance multicores

API for Performance Monitoring in Embedded Multicore Systems

Non-determinism and overcount on modern hardware performance counter implementations

Workload synthesis: Generating benchmark workloads from statistical execution profile

Performance analysis of thread mappings with a holistic view of the hardware resources