NDLI: Power Management of Multicore Multiple Voltage Embedded Systems by Task Scheduling

Content Provider	IEEE Xplore Digital Library
Author	Gang Qu
Copyright Year	2007
Description	Author affiliation: Univ. of Maryland, College Park (Gang Qu)
Abstract	We study the role of task-level scheduling in power management on multicore multiple voltage embedded systems. Multicore on-a- chip, in particular DSP systems, can greatly improve performance through parallelism. On the other hand, dynamic voltage scaling (DVS) has been shown to be one of the most effective low power design techniques and multiple supply voltage system is among the most practical and well-studied DVS systems. The integration of multiple cores/processors on a chip naturally makes the system suitable for DVS with new innovations such as voltage island. In this paper, we discuss how to reduce multicore system's power consumption by utilizing multiple supply voltages. We first formulate the power management problem for multicore multi-voltage embedded systems and show that the problem is NP-hard, but the NP- hardness can be removed for several real life applications. More specific, we develop polynomial algorithms to find the optimal solutions for two special cases. The first case is when preemption is allowed, and the second one is when the system uses the first-come - first-serve (FCFS) service strategy. We prove both algorithms' optimality and analyze their run-time complexity. Simulation on real- life and randomly generated tasks show that the optimal preemption scheduler provides significant energy saving. Our goal in this paper is to build a solid foundation for the power management problem on multicore multiple voltage systems and to study real life applications where the problem can be solved optimally.
Starting Page	34
Ending Page	34
File Size	180212
Page Count	1
File Format	PDF
ISBN	0769529348
ISSN	15302016
DOI	10.1109/ICPPW.2007.69
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-09-10
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Energy management Power system management Multicore processing Embedded system Dynamic voltage scaling Voltage control Digital signal processing chips Technological innovation Energy consumption Polynomials
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Balancing Task Resource Requirements in Embedded Multithreaded Multicore Processors to Reduce Power Consumption

Scheduling and mapping of conditional task graphs for the synthesis of low power embedded systems

Dynamic Power Management and Dynamic Voltage Scaling in Real-time CMP Systems

Real-Time Dynamic Power Management through Device Forbidden Regions

Real-Time Dynamic Voltage Loop Scheduling for Multi-Core Embedded Systems

Design of digital control systems with dynamic voltage scaling

Rotation Scheduling and Voltage Assignment to Minimize Energy for SoC

Experiences in implementing an energy-driven task scheduler in RT-Linux

Thermal-Aware Global Real-Time Scheduling on Multicore Systems

Power Management of Multicore Multiple Voltage Embedded Systems by Task Scheduling

Similar Documents

Balancing Task Resource Requirements in Embedded Multithreaded Multicore Processors to Reduce Power Consumption

Scheduling and mapping of conditional task graphs for the synthesis of low power embedded systems

Dynamic Power Management and Dynamic Voltage Scaling in Real-time CMP Systems

Real-Time Dynamic Power Management through Device Forbidden Regions

Real-Time Dynamic Voltage Loop Scheduling for Multi-Core Embedded Systems

Design of digital control systems with dynamic voltage scaling

Rotation Scheduling and Voltage Assignment to Minimize Energy for SoC

Experiences in implementing an energy-driven task scheduler in RT-Linux

Thermal-Aware Global Real-Time Scheduling on Multicore Systems

Power Management of Multicore Multiple Voltage Embedded Systems by Task Scheduling