NDLI: Architecture-to-task optimization system (ATOS) for parallel multi-mode data-flow architectures on a base of a partially reconfigurable computing platform

Content Provider	IEEE Xplore Digital Library
Author	Chayab, F. Kirischian, L. Szajek, L.
Copyright Year	2002
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Ryerson Polytech. Univ., Toronto, Ont., Canada (Chayab, F.; Kirischian, L.; Szajek, L.)
Abstract	This paper presents an approach of automated architecture synthesis for a wide class of parallel multi-mode data-flow embedded computing systems. This approach is based on the method of automated synthesis of multi-mode architectures. This method allows finding the best correspondence between a multi-mode data-flow application (task) and its parallel processing architecture. This method has been implemented in an architecture-to-task optimization system (ATOS) based on a partially reconfigurable computing platform (PRCP). It was estimated that ATOS could synthesize a complete architecture for an application presented in the form of a data-flow graph within a few seconds including emulation and performance measurements on the PRCP. The proposed approach can dramatically decrease the cost of the R&D design stage and time-to-market for a wide range of parallel multi-mode embedded computing systems.
Sponsorship	Polish-Japanese Inst. Inf. Technol. (Poland) Tech. Univ. Bialystok (Poland) Universite du Quebec a Trois-Rivieres (Canada) Polish Soc. Appl. Electromagnetics IEEE Comput. Soc. IEEE Polish Sect
Starting Page	27
Ending Page	32
File Size	323435
Page Count	6
File Format	PDF
ISBN	0769517307
DOI	10.1109/PCEE.2002.1115192
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2002-09-25
Publisher Place	Poland
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Computer architecture Concurrent computing Embedded computing Parallel processing Optimization methods Emulation Measurement Costs Research and development Time to market
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A spatial mapping algorithm for heterogeneous coarse-grained reconfigurable architectures

Considering run-time reconfiguration overhead in task graph transformations for dynamically reconfigurable architectures

System level asynchronous virtual pipeline on dynamically and partially reconfigurable architecture

A novel scalable and reconfigurable emulation platform for embedded systems verification

ePUMA: A novel embedded parallel DSP platform for predictable computing

PARLGRAN: parallelism granularity selection for scheduling task chains on dynamically reconfigurable architectures

Optimization of parallel task execution on the adaptive reconfigurable group organized computing system

VIP: A Flexible Virtual Integrated Platform for EVM Emulation

A reconfigurable architecture specific for the butterfly computing

Architecture-to-task optimization system (ATOS) for parallel multi-mode data-flow architectures on a base of a partially reconfigurable computing platform

Similar Documents

A spatial mapping algorithm for heterogeneous coarse-grained reconfigurable architectures

Considering run-time reconfiguration overhead in task graph transformations for dynamically reconfigurable architectures

System level asynchronous virtual pipeline on dynamically and partially reconfigurable architecture

A novel scalable and reconfigurable emulation platform for embedded systems verification

ePUMA: A novel embedded parallel DSP platform for predictable computing

PARLGRAN: parallelism granularity selection for scheduling task chains on dynamically reconfigurable architectures

Optimization of parallel task execution on the adaptive reconfigurable group organized computing system

VIP: A Flexible Virtual Integrated Platform for EVM Emulation

A reconfigurable architecture specific for the butterfly computing

Architecture-to-task optimization system (ATOS) for parallel multi-mode data-flow architectures on a base of a partially reconfigurable computing platform