NDLI: A new cache directory scheme

Content Provider	IEEE Xplore Digital Library
Author	Yuguang Wu Muntz, R.R.
Copyright Year	1996
Description	Author affiliation: AT&T Bell Labs., Holmdel, NJ, USA (Yuguang Wu)
Abstract	This paper proposes a new directory scheme with a balanced binary-tree structure that dynamically changes with current data sharing. It is scalable in allowing an unlimited number of caches to share the same data block, and can carry out coherence operations quickly, i.e., in logarithmic time. This scheme is especially appropriate for update-oriented coherence protocols where the sharing structure is preserved across writes. We demonstrate how the tree directories handle cache addition (a cache acquiring a data block copy) and cache deletion (a cache surrendering a data block copy due to its local block replacement), and present their respective time complexities. It can be shown that this kind of tree structure is an asymptotically optimal directory scheme for scalable architectures, carrying out all cache operations in minimum possible time.
Starting Page	466
Ending Page	472
File Size	1002262
Page Count	7
File Format	PDF
ISBN	0818674601
ISSN	10874089
DOI	10.1109/ISPAN.1996.509027
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1996-06-12
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Delay Broadcasting Laboratories Microwave integrated circuits Protocols Tree data structures Memory architecture Multiprocessing systems Multiprocessor interconnection networks Telecommunication traffic
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

C2MP: a cache-coherent, distributed memory multiprocessor-system

Correctness of a directory-based cache coherence protocol: Early experience

Multistage bus network (MBN): an interconnection network for cache coherent multiprocessors

Cache coherent shared memory hypercube multiprocessors

An adaptive cache coherence scheme for hierarchical shared-memory multiprocessors

A Distributed Cache Coherence Protocol for Hypercube Multiprocessors

A cache coherency scheme for an asynchronous packet-switched shared memory multiprocessor

A Cache Consistency Protocol For Multiprocessors With Multistage Networks

The directory-based cache coherence protocol for the DASH multiprocessor

A new cache directory scheme

Similar Documents

C2MP: a cache-coherent, distributed memory multiprocessor-system

Correctness of a directory-based cache coherence protocol: Early experience

Multistage bus network (MBN): an interconnection network for cache coherent multiprocessors

Cache coherent shared memory hypercube multiprocessors

An adaptive cache coherence scheme for hierarchical shared-memory multiprocessors

A Distributed Cache Coherence Protocol for Hypercube Multiprocessors

A cache coherency scheme for an asynchronous packet-switched shared memory multiprocessor

A Cache Consistency Protocol For Multiprocessors With Multistage Networks

The directory-based cache coherence protocol for the DASH multiprocessor

A new cache directory scheme