NDLI: Dynamic parallelization of modifications to directed acyclic graphs

Content Provider	IEEE Xplore Digital Library
Author	Huelsbergen, L.
Copyright Year	1996
Description	Author affiliation: Bell Lab., USA (Huelsbergen, L.)
Abstract	We describe a higher-order interprocedural technique, called dynamic resolution, for the automatic parallelization of procedures that destructively manipulate dynamic DAGs. Dynamic resolution detects shared data and correctly coordinates access to this data at run time. In pointer-unsafe languages such as C, dynamic resolution requires programmer identification of acyclic data structures and use of dynamic resolution's macros for pointer manipulations. In pointer-safe languages such as ML, cyclicity can often be inferred by the compiler and parallelization via dynamic resolution can be completely automatic. This paper empirically studies the performance of dynamic resolution. Our study reveals that dynamic resolution applied to statically unparallelizable programs can outperform the optimized sequential versions on fast shared-memory multiprocessors. In particular, dynamic-resolution implementations of two problems (DAG rewrite and in-place list quicksort) using three processors already outperform their sequential counterparts. For both problems, the absolute performance of dynamic resolution steadily improves as processors are added. We also observe that dynamic resolution can offset its run-time overheads in the presence of some shored structure. Dynamic resolution is the first technique that can automatically and effectively parallelize DAG rewrite and destructive list quicksort.
Starting Page	186
Ending Page	197
File Size	1366882
Page Count	12
File Format	PDF
ISBN	0818676337
ISSN	1089795X
DOI	10.1109/PACT.1996.554032
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1996-10-20
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Manipulator dynamics Programming profession Data structures Parallel processing Information analysis Concurrent computing Program processors Processor scheduling Dynamic scheduling Dynamic compiler
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Hardware and Architecture Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in