NDLI: Unifying Buffer Replacement and Prefetching with Data Migration for Heterogeneous Storage Devices

Content Provider	IEEE Xplore Digital Library
Author	Sehwan Lee Koh, K. Hyokyung Bahn
Copyright Year	2010
Abstract	With the good properties of NAND flash memory such as small size, shock resistance, and low-power consumption, large capacity SSD (Solid State Disk) is anticipated to replace hard disk in high-end systems. However, the cost of NAND flash memory is still high to substitute for hard disk entirely. Using hard disk and NAND flash memory together as secondary storage is an alternative solution to provide relatively low response time, large capacity, and reasonable cost. In this paper, we present a new buffer cache management scheme with data migration that is optimized to use both NAND flash memory and hard disk together as secondary storage. The proposed scheme has three salient features. First, it detects I/O access patterns from each storage, and allocates the buffer cache space for each pattern by computing marginal gain adaptively considering the I/O cost of storage. Second, it prefetches data selectively according to their access pattern and storage devices. Third, it moves the evicted data from the buffer cache to hard disk or NAND flash memory considering the access patterns of block references on the reclamation. Trace-driven simulations show that the proposed scheme improves the I/O performance significantly. It enhances the buffer cache hit ratio by up to 29.9% and reduces the total I/O elapsed time by up to 49.5% compared to the well-acknowledged UBM scheme.
Starting Page	330
Ending Page	337
File Size	342256
Page Count	8
File Format	PDF
ISBN	9781424497270
ISSN	15219097
DOI	10.1109/ICPADS.2010.103
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-12-08
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Prefetching Flash memory Hard disks Buffer storage Performance evaluation Media Memory management buffer cache replacement algorithm hard disk flash memory mobile computer
Content Type	Text
Resource Type	Article
Subject	Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

DABC-NV: A buffer cache architecture for mobile systems with heterogeneous flash memories

Device-aware cache replacement algorithm for heterogeneous mobile storage devices

Intelligent Data Prefetching for Hybrid Flash-Disk Storage Using Sequential Pattern Mining Technique

Performance Trade-Offs in Using NVRAM Write Buffer for Flash Memory-Based Storage Devices

Improving Hybrid Flash-Disk Storage by Incorporating Sequential Pattern Mining into Fully-Associative Sector Translation

I/O-Cache: A Non-volatile Memory Based Buffer Cache Policy to Improve Storage Performance

I/O performance of mobile devices over different storage media and block sizes

LBM: a low-power buffer management policy for heterogeneous storage in mobile consumer devices

Partial Parity Cache and Data Cache Management Method to Improve the Performance of an SSD-Based RAID

Unifying Buffer Replacement and Prefetching with Data Migration for Heterogeneous Storage Devices

Similar Documents

DABC-NV: A buffer cache architecture for mobile systems with heterogeneous flash memories

Device-aware cache replacement algorithm for heterogeneous mobile storage devices

Intelligent Data Prefetching for Hybrid Flash-Disk Storage Using Sequential Pattern Mining Technique

Performance Trade-Offs in Using NVRAM Write Buffer for Flash Memory-Based Storage Devices

Improving Hybrid Flash-Disk Storage by Incorporating Sequential Pattern Mining into Fully-Associative Sector Translation

I/O-Cache: A Non-volatile Memory Based Buffer Cache Policy to Improve Storage Performance

I/O performance of mobile devices over different storage media and block sizes

LBM: a low-power buffer management policy for heterogeneous storage in mobile consumer devices

Partial Parity Cache and Data Cache Management Method to Improve the Performance of an SSD-Based RAID

Unifying Buffer Replacement and Prefetching with Data Migration for Heterogeneous Storage Devices