NDLI: A new model of exploiting loop parallelization using knowledge-based techniques

Content Provider	IEEE Xplore Digital Library
Author	Chao-Tung Yang Shian-Shyong Tseng Chang-Jiun Tsai Cheng-Der Chuang Sun-Wen Chuang
Copyright Year	2000
Description	Author affiliation: Ground Syst. Sect., Nat. Space Program Office, Hsinchu, Taiwan (Chao-Tung Yang)
Abstract	We concentrate on three fundamental phases, data dependence testing, parallel loop transformation, and parallel loop scheduling, for loop parallelization in parallelizing compilers, running on multiprocessor systems. A new model of exploiting loop parallelization by using knowledge-based techniques is first proposed. The knowledge-based approach integrates existing data dependence tests, loop transformations and loop schedules, to make good use of their abilities for extracting more parallelism. Three rule-based systems, called the K-Test, IPLS and KPLT, are then developed by repertory grid analysis and an attribute ordering table to construct the knowledge base, respectively. These systems can choose an appropriate test, transform and schedule, then apply the resulting methods to perform loop parallelization and gain a high speedup rate. For example, the KPLT can choose the appropriate loop transformations to reorder the execution of statements and loop iterations for parallelization. Unlike the previous researches that must use the one-pass approach, we introduce the idea of multipass which may explore more parallelism of loops. Experimental results show that our new model can achieve higher speedup on parallelizing compilers. Furthermore, for system maintenance and extensibility, our approach is obviously superior to others.
Starting Page	9
Ending Page	14
File Size	705795
Page Count	6
File Format	PDF
ISBN	0769505716
DOI	10.1109/PADSW.2000.884508
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2000-07-07
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Parallel processing System testing Multiprocessing systems Knowledge based systems Data mining Processor scheduling Chaos Information science Performance evaluation Performance gain
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

IPLS: an intelligent parallel loop scheduling for multiprocessor systems

A fuzzy inductive learning algorithm for parallel loop scheduling

Evaluation of Existing Schedulability Tests for Global EDF

Performance evaluation using data flow graphs for concurrent processing

Run-time parallelization for partially parallel loops

Knowledge based process scheduling on symmetric multiprocessors

Loop Selection to Boost Thread Level Speculation Parallelism in Chip Multiprocessor Systems

Compilation scheme for near fine grain parallel processing on a multiprocessor system without explicit synchronization

Performance evaluation of testing strategies in parallel systems

A new model of exploiting loop parallelization using knowledge-based techniques

Similar Documents

IPLS: an intelligent parallel loop scheduling for multiprocessor systems

A fuzzy inductive learning algorithm for parallel loop scheduling

Evaluation of Existing Schedulability Tests for Global EDF

Performance evaluation using data flow graphs for concurrent processing

Run-time parallelization for partially parallel loops

Knowledge based process scheduling on symmetric multiprocessors

Loop Selection to Boost Thread Level Speculation Parallelism in Chip Multiprocessor Systems

Compilation scheme for near fine grain parallel processing on a multiprocessor system without explicit synchronization

Performance evaluation of testing strategies in parallel systems

A new model of exploiting loop parallelization using knowledge-based techniques