NDLI: The effects of multiprogramming on barrier synchronization

Content Provider	IEEE Xplore Digital Library
Author	Markatos, E. Crovella, M. Das, P. Dubnicki, C. LeBlanc, T.
Copyright Year	1991
Description	Author affiliation: Dept. of Comput. Sci., Rochester Univ., NY, USA (Markatos, E.; Crovella, M.; Das, P.; Dubnicki, C.; LeBlanc, T.)
Abstract	One of the most common ways to share a multiprocessor among several applications is to give each application a set of dedicated processors. To ensure fairness, an application may receive fewer processors than it has processes. Unless an application can easily adjust the number of processes it employs during execution, several processes from the same application may have to share a processor. The authors quantify the performance penalty that arises when more than one process from the same application runs on a single processor of a NUMA (Non Uniform Memory Access) multiprocessor. They consider programs that use coarse-grain parallelism and barrier synchronization because they are particularly sensitive to multiprogramming. They quantify the impact on the performance of an application of quantum size, frequency of synchronization, and the type of barrier used. They conclude that dedicating processors to an application, even without migration or dynamic adjustment of the number of processes, is an effective scheduling policy for programs that synchronize frequently using barriers.
Starting Page	662
Ending Page	669
File Size	748692
Page Count	8
File Format	PDF
ISBN	0818623101
DOI	10.1109/SPDP.1991.218199
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1991-12-02
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Frequency synchronization Processor scheduling Hardware Application software Dynamic scheduling Computer science Parallel processing Parallel programming Kernel Degradation
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Aggressive dynamic execution of multimedia kernel traces

Software environment for a multiprocessor DSP

Relaxing Synchronization in a Parallel SystemC Kernel

Load balancing and multiprogramming in the Flagship Parallel Reduction Machine

Flexible dependence and software pipelining

Modulo-variable expansion sensitive scheduling

The predictability of branches in libraries

Boosting beyond static scheduling in a superscalar processor

Virtual processing in ParMod

The effects of multiprogramming on barrier synchronization

Similar Documents

Aggressive dynamic execution of multimedia kernel traces

Software environment for a multiprocessor DSP

Relaxing Synchronization in a Parallel SystemC Kernel

Load balancing and multiprogramming in the Flagship Parallel Reduction Machine

Flexible dependence and software pipelining

Modulo-variable expansion sensitive scheduling

The predictability of branches in libraries

Boosting beyond static scheduling in a superscalar processor

Virtual processing in ParMod

The effects of multiprogramming on barrier synchronization