NDLI: Low cost concurrent error detection based on module weight-based codes

Content Provider	IEEE Xplore Digital Library
Author	Das, D. Touba, N.A. Seuring, M. Gossel, M.
Copyright Year	2000
Description	Author affiliation: Comput. Eng. Res. Center, Texas Univ., Austin, TX, USA (Das, D.)
Abstract	This paper explains the concept of "modulo weight-based codes" and presents an efficient scheme for concurrent error detection of arbitrary multilevel circuits based on these codes. It is shown that in most cases modulo weight-based codes can achieve high fault detection capabilities of around 99% with just three check bits and without constraining the circuit structure. Modulo weight-based codes present a way of exploiting the circuit structure to increase fault detection capability. An optimum choice of weights for the code can be made using information about the circuit structure. The paper presents an efficient algorithm to achieve the weight assignment based on simple estimates of the probabilities of the existence of sensitized paths from the signal line to the circuit outputs. Finally, a self-checking checker design is presented for the proposed module weight-based codes.
Starting Page	171
Ending Page	176
File Size	180800
Page Count	6
File Format	PDF
ISBN	0769506461
DOI	10.1109/OLT.2000.856633
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2000-07-03
Publisher Place	Spain
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Costs Computer errors Electrical fault detection Circuit synthesis Circuit faults Circuit testing Concurrent computing Computer science Silicon Neutrons
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Synthesis of circuits with low-cost concurrent error detection based on Bose-Lin codes

Weight-based codes and their application to concurrent error detection of multilevel circuits

Logic Synthesis Techniques For Reduced Area Implementation Of Multilevel Circuits With Concurrent Error Detection

Synthesis of low-cost parity-based partially self-checking circuits

On concurrent error detection with bounded latency in FSMs

Design of self checking circuits based on FPGA

Fault-tolerant array processors: an approach based upon A*N codes

Low cost concurrent error detection for the advanced encryption standard

Synthesis of low power CED circuits based on parity codes

Low cost concurrent error detection based on module weight-based codes

Similar Documents

Synthesis of circuits with low-cost concurrent error detection based on Bose-Lin codes

Weight-based codes and their application to concurrent error detection of multilevel circuits

Logic Synthesis Techniques For Reduced Area Implementation Of Multilevel Circuits With Concurrent Error Detection

Synthesis of low-cost parity-based partially self-checking circuits

On concurrent error detection with bounded latency in FSMs

Design of self checking circuits based on FPGA

Fault-tolerant array processors: an approach based upon A*N codes

Low cost concurrent error detection for the advanced encryption standard

Synthesis of low power CED circuits based on parity codes

Low cost concurrent error detection based on module weight-based codes