NDLI: New techniques for accelerating fault injection in VHDL descriptions

Content Provider	IEEE Xplore Digital Library
Author	Parrotta, B. Rebaudengo, M. Reorda, M.S. Violante, M.
Copyright Year	2000
Description	Author affiliation: Dipt. di Autom. e Inf., Politecnico di Torino, Italy (Parrotta, B.)
Abstract	Simulation-based fault injection in VHDL descriptions is increasingly common due to the popularity of top-down design flows exploiting this language. However, the large CPU time required to perform VHDL simulations often represents a major drawback stemming from the adoption of this method. This paper presents some techniques for reducing the time to perform the fault injection experiments. Static and dynamic methods are proposed to analyze the list of faults to be injected, and for removing faults as soon as their behaviour is known. Common features available in most VHDL simulation environments are also exploited. Experimental results show that the proposed techniques are able to reduce the time required by a typical fault injection campaign by a factor ranging from 51% to 96%.
Starting Page	61
Ending Page	66
File Size	387573
Page Count	6
File Format	PDF
ISBN	0769506461
DOI	10.1109/OLT.2000.856613
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2000-07-03
Publisher Place	Spain
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Acceleration Circuit faults Costs Virtual prototyping Telecommunication computing Rail transportation Traffic control Aircraft Aerospace control Air traffic control
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Accurate dependability analysis of CAN-based networked systems

Exploiting FPGA for accelerating fault injection experiments

Fault injection in VHDL descriptions and emulation

Upset-like fault injection in VHDL descriptions: A method and preliminary results

Airborne management of traffic conflicts in descent with arrival constraints

Towards a transportation network model for air taxi dispatch planning

Evaluating the fault tolerance capabilities of embedded systems via BDM

Exploiting FPGA-based techniques for fault injection campaigns on VLSI circuits

Fault injection for dependability validation of fault-tolerant computing systems

New techniques for accelerating fault injection in VHDL descriptions

Similar Documents

Accurate dependability analysis of CAN-based networked systems

Exploiting FPGA for accelerating fault injection experiments

Fault injection in VHDL descriptions and emulation

Upset-like fault injection in VHDL descriptions: A method and preliminary results

Airborne management of traffic conflicts in descent with arrival constraints

Towards a transportation network model for air taxi dispatch planning

Evaluating the fault tolerance capabilities of embedded systems via BDM

Exploiting FPGA-based techniques for fault injection campaigns on VLSI circuits

Fault injection for dependability validation of fault-tolerant computing systems

New techniques for accelerating fault injection in VHDL descriptions