NDLI: An FPGA-based, 12-channel TDC and digital signal processing module for the RatCAP scanner

Content Provider	IEEE Xplore Digital Library
Author	Junnarkar, S.S. Purschke, M. Pratte, J.-F. Sang-June Park O'Connor, P. Fontaine, R.
Copyright Year	2005
Description	Author affiliation: Brookhaven Nat. Lab., Upton, NY, USA (Junnarkar, S.S.; Purschke, M.; Pratte, J.-F.; Sang-June Park; O'Connor, P.)
Abstract	Front end digital signal processing and VME based DAQ electronics for the RatCAP (Rat Conscious Animal PET) is discussed. All digital approach to front end signal processing for the mobile animal PET scanner is presented. Altera Cyclone family FPGA based realization of the 12 channel TDC (time to digital converter), address serial decoder and VME based DAQ system development is discussed in detail. Routing delays between logic array blocks combined with propagation delay of logic cells were used to generate different clock phases, to achieve subclock speed resolution. Altera LogicLock/spl trade/ toolsets were used for replicable and tighter placements of the supporting logic to achieve the required timing performance. TDC realized using controlled placements of the logic elements to specific logic cells within a specific LAB (logic array block) has the maximum DNL of 0.7 ns. VME based custom designed board with FIFO memory constituted the DAQ electronics. Test results with full 12 blocks, RatCAP front end electronics are presented. TDC realization and characterization is discussed in details. Timing spectrum obtained for 12 blocks, 384 channels of full RatCAP scanner is also presented.
Starting Page	919
Ending Page	923
File Size	1166506
Page Count	5
File Format	PDF
ISBN	0780392213
ISSN	10957863
DOI	10.1109/NSSMIC.2005.1596404
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-10-23
Publisher Place	Puerto Rico
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Digital signal processing Logic arrays Data acquisition Animals Positron emission tomography Propagation delay Phased arrays Timing Electronic equipment testing Array signal processing
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in