NDLI: Fast thread migration via cache working set prediction

Content Provider	IEEE Xplore Digital Library
Author	Brown, J.A. Porter, L. Tullsen, D.M.
Copyright Year	2011
Description	Author affiliation: University of California, San Diego, La Jolla, CA 92093-0404 (Brown, J.A.; Porter, L.; Tullsen, D.M.)
Abstract	The most significant source of lost performance when a thread migrates between cores is the loss of cache state. A significant boost in post-migration performance is possible if the cache working set can be moved, proactively, with the thread. This work accelerates thread startup performance after migration by predicting and prefetching the working set of the application into the new cache. It shows that simply moving cache state performs poorly, and that moving the instruction working set can be even more critical than data. This paper demonstrates a technique that captures the access behavior of a thread, summarizes that behavior into a compact form for transfer between cores, and then prefetches appropriate data into the new caches based on the summary. It presents a detailed study of single-thread migration effects, and then demonstrates its utility on a speculative multithreading architecture. Working set prediction as much as doubles the performance of short-lived threads, and in a full speculative multithreading implementation, the technique is also shown to nearly double the effectiveness of the spawned threads.
Starting Page	193
Ending Page	204
File Size	384601
Page Count	12
File Format	PDF
ISBN	9781424494323
ISSN	15300897
e-ISBN	9781424494354
DOI	10.1109/HPCA.2011.5749728
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-02-12
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Prefetching Multicore processing Hardware Registers Multithreading Generators
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Fast thread migration via cache working set prediction.

Hardware/Software Helper Thread Prefetching on Heterogeneous Many Cores

Quantifying Thread Vulnerability for Multicore Architectures

Thread-Associative Memory for Multicore and Multithreaded Computing

Increasing cache capacity via critical-words-only cache

Synchronization-free multithreading architecture and application programming interface

Thread-associative memory for multicore and multithreaded computing

SCP: Synergistic cache compression and prefetching

Automatic Thread Decomposition for Pipelined Multithreading

Fast thread migration via cache working set prediction

Similar Documents

Fast thread migration via cache working set prediction.

Hardware/Software Helper Thread Prefetching on Heterogeneous Many Cores

Quantifying Thread Vulnerability for Multicore Architectures

Thread-Associative Memory for Multicore and Multithreaded Computing

Increasing cache capacity via critical-words-only cache

Synchronization-free multithreading architecture and application programming interface

Thread-associative memory for multicore and multithreaded computing

SCP: Synergistic cache compression and prefetching

Automatic Thread Decomposition for Pipelined Multithreading

Fast thread migration via cache working set prediction