NDLI: A Domain-Specific On-Chip Network Design for Large Scale Cache Systems

Content Provider	IEEE Xplore Digital Library
Author	Yuho Jin Eim Jung Kim Ki Hwan Yum
Copyright Year	2007
Description	Author affiliation: Dept. of Comput. Sci., Texas A&M Univ., College Station, TX (Yuho Jin; Eim Jung Kim)
Abstract	As circuit integration technology advances, the design of efficient interconnects has become critical. On-chip networks have been adopted to overcome scalability and the poor resource sharing problems of shared buses or dedicated wires. However, using a general on-chip network for a specific domain may cause underutilization of the network resources and huge network delays because the interconnects are not optimized for the domain. Addressing these two issues is challenging because in-depth knowledges of interconnects and the specific domain are required. Non-uniform cache architectures (NUCAs) use wormhole-routed 2D mesh networks to improve the performance of on-chip L2 caches. We observe that network resources in NUCAs are underutilized and occupy considerable chip area (52% of cache area). Also the network delay is significantly large (63% of cache access time). Motivated by our observations, we investigate how to optimize cache operations and and design the network in large scale cache systems. We propose a single-cycle router architecture that can efficiently support multicasting in on-chip caches. Next, we present fast-LRU replacement, where cache replacement overlaps with data request delivery. Finally we propose a deadlock-free XYX routing algorithm and a new halo network topology to minimize the number of links in the network. Simulation results show that our networked cache system improves the average IPC by 38% over the mesh network design with multicast promotion replacement while using only 23% of the interconnection area. Specifically, multicast fast-LRU replacement improves the average IPC by 20% compared with multicast promotion replacement. A halo topology design additionally improves the average IPC by 18% over a mesh topology
Sponsorship	IEEE Comput. Soc. Tech. Comm. on Comput. Archit
Starting Page	318
Ending Page	327
File Size	279913
Page Count	10
File Format	PDF
ISBN	1424408040
DOI	10.1109/HPCA.2007.346209
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-02-10
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	System-on-a-chip Network-on-a-chip Large-scale systems Integrated circuit interconnections Network topology Mesh networks Scalability Resource management Wires Delay effects
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A domain-specific on-chip network design for large scale cache systems (2007)

NOVA interconnect for dynamically reconfigurable NoC systems

Analytical modelling of communication in the rectangular mesh NoC

SunFloor 3D: A tool for Networks On Chip topology synthesis for 3D systems on chips

Research on reliable on-chip network using asynchronous logic

NoC Implementation in FPGA using Torus Topology

VLSI models of network-on-chip interconnect

Design and Management of 3D Chip Multiprocessors Using Network-in-Memory

3D NoCs — Unifying inter & intra chip communication

A Domain-Specific On-Chip Network Design for Large Scale Cache Systems

Similar Documents

A domain-specific on-chip network design for large scale cache systems (2007)

NOVA interconnect for dynamically reconfigurable NoC systems

Analytical modelling of communication in the rectangular mesh NoC

SunFloor 3D: A tool for Networks On Chip topology synthesis for 3D systems on chips

Research on reliable on-chip network using asynchronous logic

NoC Implementation in FPGA using Torus Topology

VLSI models of network-on-chip interconnect

Design and Management of 3D Chip Multiprocessors Using Network-in-Memory

3D NoCs — Unifying inter & intra chip communication

A Domain-Specific On-Chip Network Design for Large Scale Cache Systems