NDLI: LAPSES: a recipe for high performance adaptive router design

Content Provider	IEEE Xplore Digital Library
Author	Vaidya, A.S. Sivasubramaniam, A. Das, C.R.
Copyright Year	1999
Description	Author affiliation: Dept. of Comput. Sci. & Eng., Pennsylvania State Univ., University Park, PA, USA (Vaidya, A.S.)
Abstract	Earlier research has shown that adaptive routing can help in improving network performance. However, it has not received adequate attention in commercial routers mainly due to the additional hardware complexity, and the perceived cost and performance degradation that may result from this complexity. These concerns can be mitigated if one can design a cost-effective router that can support adaptive routing. This paper proposes a three step recipe-Look-Ahead routing, intelligent Path Selection, and an Economic Storage implementation, called the LAPSES approach-for cost-effective high performance pipelined adaptive router design. The first step, look-ahead routing, reduces a pipeline stage in the router by making table lookup and arbitration concurrent. Next, three new traffic-sensitive path selection heuristics (LRU, LFU and MAX-CREDIT) are proposed to select one of the available alternate paths. Finally, two techniques for reducing routing table size of the adaptive router are presented. These are called meta-table routing and economical storage. The proposed economical storage needs a routing table with only 9 and 27 entries for two and three dimensional meshes, respectively. All these design ideas are evaluated on a (16/spl times/16) mesh network via simulation. A fully adaptive algorithm and various traffic patterns are used to examine the performance benefits. Performance results show that the look-ahead design as well as the path selection heuristics boost network performance, while the economical storage approach turns out to be an ideal choice in comparison to full-table and meta-table options. We believe the router resulting from these three design enhancements can make adaptive routing a viable choice for interconnects.
Starting Page	236
Ending Page	243
File Size	187958
Page Count	8
File Format	PDF
ISBN	0769500048
DOI	10.1109/HPCA.1999.744375
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1999-01-09
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Routing Hardware Costs Degradation Pipelines Table lookup Mesh networks Adaptive algorithm Telecommunication traffic Traffic control
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

LAPSES: A Recipe for High-Performance Adaptive Router Design (1999)

The design and implementation of a Cartesian router

A traffic-aware channel re-assignment algorithm for wireless mesh networks

High Speed IP Routing Lookup Algorithm Based on RAM and TCAM

Optimization of routing algorithm in wireless mesh networks

An efficient parallel IP lookup technique using CREW based multiprocessor organization

Oblivious Routing for Wireless Mesh Networks

Packet multiplexing: an efficient router implementation for adaptive mesh networks

Fast IP routing lookup with configurable processor and compressed routing table

LAPSES: a recipe for high performance adaptive router design

Similar Documents

LAPSES: A Recipe for High-Performance Adaptive Router Design (1999)

The design and implementation of a Cartesian router

A traffic-aware channel re-assignment algorithm for wireless mesh networks

High Speed IP Routing Lookup Algorithm Based on RAM and TCAM

Optimization of routing algorithm in wireless mesh networks

An efficient parallel IP lookup technique using CREW based multiprocessor organization

Oblivious Routing for Wireless Mesh Networks

Packet multiplexing: an efficient router implementation for adaptive mesh networks

Fast IP routing lookup with configurable processor and compressed routing table

LAPSES: a recipe for high performance adaptive router design